|
74HCT138 даташитФункция этой детали – «3-to-8 Line Decoder/demultiplexer Inverting». |
Показать результаты поиска |
Номер в каталоге | Производители | Описание | |
74HCT138 | Philips |
3-to-8 line decoder/demultiplexer inverting INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
• The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications • The IC06 74HC/HCT/HCU/HCMOS Logic Package Information • The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC/HCT138 3-to-8 line decoder/demultiplexer; inverting
Product specification File under Integrated Circuits, IC06 September 1993
Philips Semiconductors
Product specification
3-to-8 line decoder/demultiplexer; inverting
FEATURES • Demultiplexing capability • M |
|
74HCT138 | NXP Semiconductors |
3-to-8 line decoder/demultiplexer 74HC138; 74HCT138
3-to-8 line decoder/demultiplexer; inverting
Rev. 6 — 28 December 2015
Product data sheet
1. General description
The 74HC138; 74HCT138 decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive outputs (Y0 to Y7). The device features three enable inputs (E1, E2 and E3). Every output will be HIGH unless E1 and E2 are LOW and E3 is HIGH. This multiple enable function allows easy parallel expansion to a 1-of-32 (5 to 32 lines) decoder with just four ‘138’ ICs and one |
|
74HCT138 | Diodes |
3 TO 8 LINE DECODER DEMULTIPLEXER 74HCT138
3 TO 8 LINE DECODER DEMULTIPLEXER
Description
The 74HCT138 is a high speed CMOS device that is designed to be pin compatable with 74LS low power Schottky types.
Pin Assignments
The device accepts a three bit binary weighted address on input pins A0, A1 and A2 and when enabled will produce one active low output with the remaing seven being high.
There are two active LOW enable inputs E1 and E2, and one active HIGH enable input E3. The disabled device state results in all outputs being high. The enable state |
[1]  
Последние обновления
Номер в каталоге | Производители | Описание | |
2N3904 | Unisonic Technologies |
Это популярный биполярный переходной транзистор (BJT), обычно используемый в электронных схемах. Транзистор NPN с максимальным номинальным током 200 мА и максимальным номинальным напряжением 40 В. |
|
NE555 | ST Microelectronics |
Это широко используемая интегральная схема таймера (ИС), которую можно использовать для генерирования сигналов с точной временной задержкой, колебаний и широтно-импульсной модуляции (ШИМ). |
DataSheet26.com | 2020 | Контакты |