RS780MC Datasheet PDF - AMD
| Part Number | RS780MC | |
| Description | Register Programming Requirements | |
| Manufacturers | AMD | |
| Logo |  |
|
|
There is a preview and RS780MC download ( pdf file ) link at the bottom of this page. Total 30 Pages | ||
Preview 1 page No Preview Available !
AMD 780G Family
Register Programming Requirements
For the RS780, RS780C, RS780D, RS780M,
RS780E, RS780MC, and RX781
Technical Reference Manual
Rev. 1.01
P/N: 43291_rs780_rpr_pub_1.01
© 2009 Advanced Micro Devices, Inc.
|
| |
 
Table of Contents
5.10.14 Software Initiated Speed Change to GEN2 (CMOS Option – Disabled by Default).........................................5-49
5.10.15 Active State Power Management (ASPM).........................................................................................................5-51
5.10.16 Clock Gating.......................................................................................................................................................5-54
5.10.17 Non-Posted VC1 Traffic Support on SB Link (CMOS Option – Disabled by Default) ....................................5-55
5.11 Dynamic Link Width Control (CMOS Option – Disabled by Default) ..........................................................................5-56
5.12 PCI Enumeration and Special Features Programming Sequence ...................................................................................5-59
5.12.1 PCI Enumeration ................................................................................................................................................5-59
5.12.2 Program the Common Clock Configuration.......................................................................................................5-59
5.12.3 Slot Power Limit (CMOS Option - Default 75W) .............................................................................................5-59
5.12.4 Update Hot-Plug Info .........................................................................................................................................5-59
5.12.5 Disable Immediate Timeout on Link Down.......................................................................................................5-59
5.12.6 Register Locking ................................................................................................................................................5-60
5.12.7 Optional Features................................................................................................................................................5-60
5.12.8 Dynamic Link Width Control.............................................................................................................................5-60
5.12.9 Special Features Programming Sequence ..........................................................................................................5-60
Chapter 6: Graphics Core Settings
6.1 Bus Interface (BIF) .............................................................................................................................................................6-1
6.2 DEVICE_IDs, MAJOR_REV_IDs, MINOR_REV_IDs....................................................................................................6-1
6.3 CFG_ATI_REV_ID ............................................................................................................................................................6-1
6.4 GFX_DEBUG_BAR...........................................................................................................................................................6-1
6.5 Gpuioreg BAR For Accessing nbconfig Registers (A12)...................................................................................................6-2
6.6 Initialization ........................................................................................................................................................................6-2
6.7 Master Abort Status ............................................................................................................................................................6-3
6.8 HDP/MC Write Combiner ..................................................................................................................................................6-3
6.9 Graphics UMA FB Size ......................................................................................................................................................6-3
6.10 Suggested FB Interleaving Ratios.....................................................................................................................................6-4
Chapter 7: PCIE Initialization for DDI
7.1 PCIE Modes ........................................................................................................................................................................7-1
7.1.1 Case 1: PCIE 1x16 GFX.......................................................................................................................................7-1
7.1.2 Case 2: PCIE 1x8 GFX on Lanes 0-7...................................................................................................................7-1
7.1.3 Case 3: PCIE 1x8 GFX on Lanes 8-15.................................................................................................................7-2
7.1.4 Case 4: PCIE 2x8 .................................................................................................................................................7-3
7.1.5 Case 5: PCIE 1x4 GPP on Lanes 0-3 ..................................................................................................................7-3
7.1.6 Case 6: PCIE 1x4 GPP on Lanes 4-7 ..................................................................................................................7-3
7.1.7 Case 7: PCIE 1x4 GPP on Lanes 8-11 ................................................................................................................7-3
7.1.8 Case 8: PCIE 1x4 GPP on Lanes 12-15 ...............................................................................................................7-3
7.1.9 Case 9: PCIE 2x4 GPPs on Lanes 0-7..................................................................................................................7-4
7.1.10 Case 10: PCIE 1x4 GPP on Lanes 0-3 and 1x4 GPP on Lanes 8-11 ...................................................................7-5
7.1.11 Case 11: PCIE 1x4 GPP on Lanes 0-3 and 1x4 GPP on Lanes 12-15 .................................................................7-5
7.1.12 Case 12: PCIE 1x4 GPP on Lanes 4-7 and 1x8 GFX on Lanes 8-15...................................................................7-5
7.1.13 Case 13: PCIE 2x4 GPPs on Lanes 8-15..............................................................................................................7-5
7.1.14 Case 14: PCIE 1x8 GFX on Lanes 0-7 and 1x4 GPP on Lanes 8-11...................................................................7-7
7.1.15 Case 15: PCIE 1x8 GFX on Lanes 0-7 and 1x4 GPP on Lanes 12-15.................................................................7-7
7.1.16 Case 16: PCIE 1x8 GFX on Lanes 8-15 and 1x4 GPP on Lanes 4-7...................................................................7-9
7.1.17 Case 17: PCIE 1x4 GPP on Lanes 0-3 and 1x8 GFX on Lanes 8-15.................................................................7-10
7.2 DDI Modes........................................................................................................................................................................ 7-11
7.2.1 DDI Programming Sequence.............................................................................................................................. 7-11
7.2.2 Initialization Sequence .......................................................................................................................................7-14
7.2.3 Adjustable PHY Parameters for Better Quality Display ....................................................................................7-43
7.3 PCIE + DDI Modes...........................................................................................................................................................7-45
© 2009 Advanced Micro Devices, Inc.
AMD 780G Register Programming Requirements 1.01
Table of Contents-3
Preview 5 Page |
Part DetailsOn this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for RS780MC electronic component. |
| Information | Total 30 Pages | |
| Link URL | [ Copy URL to Clipboard ] | |
| Download | [ RS780MC.PDF Datasheet ] | |
Share Link :
Electronic Components Distributor
|
An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists. |
| SparkFun Electronics | Allied Electronics | DigiKey Electronics | Arrow Electronics |
| Mouser Electronics | Adafruit | Newark | Chip One Stop |
Featured Datasheets
| Part Number | Description | MFRS |
| RS780M | The function is Register Programming Requirements. AMD | |
| RS780MC | The function is Register Programming Requirements. AMD | |
Semiconductors commonly used in industry:
1N4148 |
BAW56 |
1N5400 |
NE555 | | ||
Quick jump to:
RS78
1N4
2N2
2SA
2SC
74H
BC
HCF
IRF
KA | ||