|
|
PDF HX8340-BT Data sheet ( Hoja de datos )
| Número de pieza | HX8340-BT | |
| Descripción | TFT Mobile Single Chip Driver | |
| Fabricantes | Himax | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de HX8340-BT (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
DATA SHEET
( DOC No. HX8340-B(T)-DS )
HX8340-B(T)
176RGB x 220 dot, 262k color,
with internal GRAM,
TFT Mobile Single Chip Driver
Preliminary version 01 February, 2008
1 page  
HX8340-B(T)
176RGB x 220 dot, 262K color, with internal
GRAM, TFT Mobile Single Chip Driver
List of Figures
February, 2008
Figure 5. 1 Register Read/Write Timing in Parallel Bus System Interface (for I80 Series MPU)...... 28
Figure 5. 2 GRAM Read/Write Timing in Bit Parallel Bus System Interface (for I80 Series MPU) ... 28
Figure 5. 3 Register Read/Write Timing in Parallel Bus System Interface (for M68 Series MPU).... 29
Figure 5. 4 GRAM Read/Write Timing in Bit Parallel Bus System Interface (for M68 Series MPU) . 29
Figure 5. 5 Example of I80- / M68- System 8-Bit Parallel Bus Interface........................................... 31
Figure 5. 6 8-bit data bus for 12-bits/pixel......................................................................................... 32
Figure 5. 7 8-bit data bus for 16-bits/pixel......................................................................................... 33
Figure 5. 8 8-bit data bus for 18-bits/pixel......................................................................................... 34
Figure 5. 9 Example of I80- / M68- System 16-Bit Parallel Bus Interface......................................... 35
Figure 5. 10 16-bit data bus for 12-bits/pixel..................................................................................... 36
Figure 5. 11 16-bit data bus for 16-bits/pixel ..................................................................................... 37
Figure 5. 12 16-bit data bus for 18-bits/pixel..................................................................................... 38
Figure 5. 13 Example of I80- / M68- System 9-Bit Parallel Bus Interface......................................... 39
Figure 5. 14 9-bit data bus for 18-bits/pixel....................................................................................... 40
Figure 5. 15 Example of I80- / M68- System 18-Bit Parallel Bus Interface....................................... 41
Figure 5. 16 18-bit data bus for 12-bits/pixel..................................................................................... 42
Figure 5. 17 18-bit data bus for 16-bits/pixel..................................................................................... 43
Figure 5. 18 18-bit data bus for 18-bits/pixel..................................................................................... 44
Figure 5. 19 8-bit data bus for RAM data read.................................................................................. 46
Figure 5. 20 16-bit data bus for RAM data read................................................................................ 47
Figure 5. 21 9-bit data bus for RAM data read.................................................................................. 48
Figure 5. 22 18-bit data bus for RAM data read................................................................................ 49
Figure 5. 23 Index Register Read/Write Timing in Serial Bus System Interface............................... 50
Figure 5. 24 Data Write Timing in Serial Bus System Interface ........................................................ 51
Figure 5. 25 DOTCLK Cycle ............................................................................................................. 54
Figure 5. 26 RGB Interface Circuit Input Timing Diagram................................................................. 55
Figure 5. 27 RGB Mode timing Diagram ........................................................................................... 56
Figure 5. 28 RGB 18-bits/pixel on 6-bits Data width ......................................................................... 59
Figure 5. 29 RGB 16-bits/pixel on 16-bits Data width ....................................................................... 60
Figure 5. 30 RGB 18-bits/pixel on 18-bits Data width ....................................................................... 61
Figure 6. 1 Image Data Sending Order from the Host ...................................................................... 64
Figure 6. 2 Image Data Writing Control............................................................................................. 64
Figure 6. 3 Example for Rotation with MY, MX and MV – 1 ............................................................. 67
Figure 6. 4 Example for Rotation with MY, MX and MV - 2 .............................................................. 68
Figure 6. 5 Example of Partial Mode on (ML=’0’).............................................................................. 72
Figure 6. 6 Example of Partial Mode on (ML=’1’).............................................................................. 72
Figure 6. 7 Vertical Scrolling ............................................................................................................. 74
Figure 6. 8 Memory Map of Vertical Scrolling I ................................................................................. 74
Figure 6. 9 Memory Map of Vertical Scrolling II ................................................................................ 75
Figure 6. 10 Memory Map of Vertical Scrolling III ............................................................................. 75
Figure 6. 11 Vertical Scroll Example when ML=’0’ ............................................................................ 76
Figure 6. 12 Vertical Scroll Example when ML=’1’............................................................................ 76
Figure 6. 13 Data Streaming Order in RGB I/F................................................................................. 77
Figure 6. 14 Updating Order when TB = ‘L’ and RL = ‘L’ .................................................................. 78
Figure 6. 15 Updating Order when TB = ‘L’ and RL = ‘H’ ................................................................. 78
Figure 6. 16 Updating Order when TB = ‘H’ and RL = ‘L’ ................................................................. 79
Figure 6. 17 Updating Order when TB = ‘H’ and RL = ‘H’................................................................. 79
Figure 7. 1 HX8340-B Internal Clock Circuit ..................................................................................... 80
Figure 7. 2 Grayscale Control ........................................................................................................... 81
Figure 7. 3 Structure of Grayscale Voltage Generator...................................................................... 82
Figure 7. 4 Gamma Resister Stream and Gamma Reference Voltage ............................................ 84
Figure 7. 5 Relationship between Source Output and VCOM .......................................................... 89
Himax Confidential
This information contained herein is the exclusive property of Himax and shall not be distributed, reproduced, or disclosed
in whole or in part without prior written permission of Himax.
-P.4-
February, 2008
5 Page 
HX8340-B(T)
176RGB x 220 dot, 262K color, TFT Mobile Single Chip Driver
LCD Driving Inversion Algorithm
Frame inversion AC liquid-crystal drive
1~7 line inversion AC liquid-crystal drive
DATA SHEET Preliminary V01
Input power supply
IOVCC = 1.65 to 3.3V (Logic IO power supply voltage range)
VCI = 2.5 to 3.3V (Driver power supply voltage range)
Output voltage levels
DDVDH = 5.1 V (Power supply for driver circuit range)
VREG1 = 3.3V to 4.8V (Source output voltage range)
VGH = +9.0 to +15.3V (Positive Gate output voltage range)
VGL = -6.0 to -13.5V (Negative Gate output voltage range)
VCOMH = 2.5V to 5.0V (Common electrode output high voltage)
VCOML = -2.5V to 0.0V (Common electrode output low voltage)
Low power consumption, suitable for battery operated systems
CMOS compatible inputs
Chip on Glass
Operating temperature range : -40℃~ 85℃
Himax Confidential
-P.10-
This information contained herein is the exclusive property of Himax and shall not be distributed, reproduced, or disclosed
in whole or in part without prior written permission of Himax.
February, 2008
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet HX8340-BT.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| HX8340-B | TFT Mobile Single Chip Driver | Himax |
| HX8340-BT | TFT Mobile Single Chip Driver | Himax |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |