|
|
PDF 39VF512 Data sheet ( Hoja de datos )
| Número de pieza | 39VF512 | |
| Descripción | SST39VF512 | |
| Fabricantes | Silicon Storage Technology | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de 39VF512 (archivo pdf) en la parte inferior de esta página. Total 26 Páginas | ||
|
No Preview Available !
512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash
SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040
SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040
SST39LF/VF512 / 010 / 020 / 0403.0 & 2.7V 512Kb / 1Mb / 2Mb / 4Mb (x8) MPF memories
FEATURES:
Data Sheet
• Organized as 64K x8 / 128K x8 / 256K x8 / 512K x8
• Single Voltage Read and Write Operations
– 3.0-3.6V for SST39LF512/010/020/040
– 2.7-3.6V for SST39VF512/010/020/040
• Superior Reliability
– Endurance: 100,000 Cycles (typical)
– Greater than 100 years Data Retention
• Low Power Consumption
(typical values at 14 MHz)
– Active Current: 5 mA (typical)
– Standby Current: 1 µA (typical)
• Sector-Erase Capability
– Uniform 4 KByte sectors
• Fast Read Access Time:
– 45 ns for SST39LF512/010/020/040
– 55 ns for SST39LF020/040
– 70 and 90 ns for SST39VF512/010/020/040
• Latched Address and Data
• Fast Erase and Byte-Program:
– Sector-Erase Time: 18 ms (typical)
– Chip-Erase Time: 70 ms (typical)
– Byte-Program Time: 14 µs (typical)
– Chip Rewrite Time:
1 second (typical) for SST39LF/VF512
2 seconds (typical) for SST39LF/VF010
4 seconds (typical) for SST39LF/VF020
8 seconds (typical) for SST39LF/VF040
• Automatic Write Timing
– Internal VPP Generation
• End-of-Write Detection
– Toggle Bit
– Data# Polling
• CMOS I/O Compatibility
• JEDEC Standard
– Flash EEPROM Pinouts and command sets
• Packages Available
– 32-lead PLCC
– 32-lead TSOP (8mm x 14mm)
– 48-ball TFBGA (6mm x 8mm) for 1M and 2M
– 34-ball WFBGA (4mm x 6mm) for 1M and 2M
PRODUCT DESCRIPTION
The SST39LF512/010/020/040 and SST39VF512/010/
020/040 are 64K x8, 128K x8, 256K x8 and 5124K x8
CMOS Multi-Purpose Flash (MPF) manufactured with
SST’s proprietary, high performance CMOS SuperFlash
technology. The split-gate cell design and thick-oxide tun-
neling injector attain better reliability and manufacturability
compared with alternate approaches. The SST39LF512/
010/020/040 devices write (Program or Erase) with a 3.0-
3.6V power supply. The SST39VF512/010/020/040
devices write with a 2.7-3.6V power supply. The devices
conform to JEDEC standard pinouts for x8 memories.
Featuring high performance Byte-Program, the
SST39LF512/010/020/040 and SST39VF512/010/020/
040 devices provide a maximum Byte-Program time of 20
µsec. These devices use Toggle Bit or Data# Polling to indi-
cate the completion of Program operation. To protect
against inadvertent write, they have on-chip hardware and
Software Data Protection schemes. Designed, manufac-
tured, and tested for a wide spectrum of applications, they
are offered with a guaranteed typical endurance of 10,000
cycles. Data retention is rated at greater than 100 years.
The SST39LF512/010/020/040 and SST39VF512/010/
020/040 devices are suited for applications that require
convenient and economical updating of program, configu-
ration, or data memory. For all system applications, they
significantly improves performance and reliability, while low-
ering power consumption. They inherently use less energy
during Erase and Program than alternative flash technolo-
gies. The total energy consumed is a function of the
applied voltage, current, and time of application. Since for
any given voltage range, the SuperFlash technology uses
less current to program and has a shorter erase time, the
total energy consumed during any Erase or Program oper-
ation is less than alternative flash technologies. These
devices also improve flexibility while lowering the cost for
program, data, and configuration storage applications.
The SuperFlash technology provides fixed Erase and Pro-
gram times, independent of the number of Erase/Program
cycles that have occurred. Therefore the system software
or hardware does not have to be modified or de-rated as is
necessary with alternative flash technologies, whose Erase
and Program times increase with accumulated Erase/Pro-
gram cycles.
To meet surface mount requirements, the SST39LF512/
010/020/040 and SST39VF512/010/020/040 devices are
offered in 32-lead PLCC and 32-lead TSOP packages. The
SST39LF/VF010 and SST39LF/VF020 are also offered in
a 48-ball TFBGA package. See Figures 1, 2, 3, and 4 for
pin assignments.
©2003 Silicon Storage Technology, Inc.
S71150-07-000
11/03
1
The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc.
MPF is a trademark of Silicon Storage Technology, Inc.
These specifications are subject to change without notice.
1 page  
512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash
SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040
SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040
Data Sheet
SST39LF/VF040 SST39LF/VF020 SST39LF/VF010 SST39LF/VF512
A11
A9
A8
A13
A14
A17
WE#
VDD
A18
A16
A15
A12
A7
A6
A5
A4
A11
A9
A8
A13
A14
A17
WE#
VDD
NC
A16
A15
A12
A7
A6
A5
A4
A11
A9
A8
A13
A14
NC
WE#
VDD
NC
A16
A15
A12
A7
A6
A5
A4
A11
A9
A8
A13
A14
NC
WE#
VDD
NC
NC
A15
A12
A7
A6
A5
A4
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Standard Pinout
Top View
Die Up
SST39LF/VF512 SST39LF/VF010 SST39LF/VF020 SST39LF/VF040
32
OE#
OE#
OE#
31 A10 A10
A10
30 CE# CE#
CE#
29
DQ7
DQ7
DQ7
28
DQ6
DQ6
DQ6
27
DQ5
DQ5
DQ5
26
DQ4
DQ4
DQ4
25
DQ3
DQ3
DQ3
24
VSS
VSS
VSS
23
DQ2
DQ2
DQ2
22
DQ1
DQ1
DQ1
21
DQ0
DQ0
DQ0
20 A0
A0
A0
19 A1
A1
A1
18 A2
A2
A2
17 A3
A3
A3
OE#
A10
CE#
DQ7
DQ6
DQ5
DQ4
DQ3
VSS
DQ2
DQ1
DQ0
A0
A1
A2
A3
1150 32-tsop WH P1.0
FIGURE 2: PIN ASSIGNMENTS FOR 32-LEAD TSOP (8MM X 14MM)
TOP VIEW (balls facing down)
SST39LF/VF010
6
A14 A13 A15 A16 NC NC NC VSS
5
A9 A8 A11 A12 NC A10 DQ6 DQ7
4
WE# NC NC NC DQ5 NC VDD DQ4
3
NC NC NC NC DQ2 DQ3 VDD NC
2
1 A7 NC A6 A5 DQ0 NC NC DQ1
A3 A4 A2 A1 A0 CE# OE# VSS
TOP VIEW (balls facing down)
SST39LF/VF020
6
A14 A13 A15 A16 A17 NC NC VSS
5
A9 A8 A11 A12 NC A10 DQ6 DQ7
4
WE# NC NC NC DQ5 NC VDD DQ4
3
NC NC NC NC DQ2 DQ3 VDD NC
2
1 A7 NC A6 A5 DQ0 NC NC DQ1
A3 A4 A2 A1 A0 CE# OE# VSS
A BC D E F G H
A BC D E F G H
FIGURE 3: PIN ASSIGNMENT FOR 48-BALL TFBGA (6MM X 8MM) FOR 1 MBIT AND 2 MBIT
TOP VIEW (balls facing down)
6
A2
A8 A9 A11 NC1 OE# A10 CE#
5
A1 A17 A14 A13
DQ7 DQ5 DQ6
4
A0 VDD WE#
3
DQ3 DQ4
CE# A16 A18
2
DQ2 VSS
VSS A12 A15 A7
1
A0 DQ0 DQ1
A6 A5 A4 NC2 A3 A2 A1
FIGURE
AB C D E F G H J
Note: For SST39LF020, ball B3 is "No Connect"
For SST39LF010, balls B3 and A5 are "No Connect"
4: PIN ASSIGNMENT FOR 34-BALL WFBGA (4MM X 6MM) FOR 1 MBIT AND 2 MBIT
©2003 Silicon Storage Technology, Inc.
5
S71150-07-000
11/03
5 Page 
512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash
SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040
SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040
Data Sheet
ADDRESS AMS-0
CE#
TAS
OE#
5555
TAH
TCP
2AAA
TCPH
5555
ADDR
INTERNAL PROGRAM OPERATION STARTS
TBP
TDH
TDS
WE#
TCH
DQ7-0
TCS
AA 55 A0 DATA
Note:
SW0
SW1
SW2
BYTE
(ADDR/DATA)
AMS = Most significant address
AMS = A15 for SST39LF/VF512, A16 for SST39LF/VF010,
A17 for SST39LF/VF020 and A18 for SST39LF/VF040
FIGURE 7: CE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM
1150 F05.0
ADDRESS AMS-0
CE#
OE#
WE#
TOEH
TCE
TOE
DQ7
D D#
D#
Note:
AMS = Most significant address
AMS = A15 for SST39LF/VF512, A16 for SST39LF/VF010,
A17 for SST39LF/VF020 and A18 for SST39LF/VF040
FIGURE 8: DATA# POLLING TIMING DIAGRAM
©2003 Silicon Storage Technology, Inc.
11
TOES
D
1150 F06.0
S71150-07-000
11/03
11 Page | ||
| Páginas | Total 26 Páginas | |
| PDF Descargar | [ Datasheet 39VF512.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 39VF512 | SST39VF512 | Silicon Storage Technology |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |