|
|
PDF AD9625 Data sheet ( Hoja de datos )
| Número de pieza | AD9625 | |
| Descripción | 1.3V / 2.5V Analog-to-Digital Converter | |
| Fabricantes | Analog Devices | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de AD9625 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
Data Sheet
FEATURES
12-bit 2.0 GSPS ADC, no missing codes
SFDR = 80 dBc, AIN up to 1 GHz at −1 dBFS, 2.0 GSPS
SFDR = 76 dBc, AIN up to 1.8 GHz at −1 dBFS, 2.0 GSPS
SNR = 59 dBFS, AIN up to 1 GHz at −1 dBFS, 2.0 GSPS
SNR = 58 dBFS, AIN up to 1.8 GHz at −1 dBFS, 2.0 GSPS
Noise floor = −149.5 dBFS/Hz at 2.0 GSPS
Power consumption: 3.5 W at 2.0 GSPS
Differential analog input: 1.1 V p-p
Differential clock input
High speed 6- or 8-lane JESD204B serial output
Subclass 1: 5.0 Gbps at 2.0 GSPS
Two independent decimate by 8 or decimate by 16 filters
with 10-bit NCOs
Supply voltages: 1.3 V, 2.5 V
Serial port control
Flexible digital output modes
Built-in selectable digital test patterns
APPLICATIONS
Spectrum analyzers
Military communications
Radar
High performance digital storage oscilloscopes
Active jamming/antijamming
Electronic surveillance and countermeasures
GENERAL DESCRIPTION
The AD9625 is a 12-bit monolithic sampling analog-to-digital
converter (ADC) that operates at conversion rates of up to
2.0 giga samples per second (GSPS). This product is designed
for sampling wide bandwidth analog signals up to the second
Nyquist zone. The combination of wide input bandwidth, high
sampling rate, and excellent linearity of the AD9625 is ideally
suited for spectrum analyzers, data acquisition systems, and a
wide assortment of military electronics applications, such as
radar and jamming/antijamming measures.
The analog input, clock, and SYSREF± signals are differential
inputs. The JESD204B-based high speed serialized output is
configurable in a variety of one-, two-, four-, six-, or eight-lane
configurations. The product is specified over the industrial
temperature range of −40°C to +85°C.
12-Bit, 2.0 GSPS, 1.3 V/2.5 V
Analog-to-Digital Converter
AD9625
FUNCTIONAL BLOCK DIAGRAM
AVDD AGND
DRVDD DRGND
VCM
VIN+
VIN–
RBIAS
REFERENCE
ADC
CORE
DIGITAL INTERFACE
AND CONTROL
DDC
fS/8 OR fS/16
CONTROL
REGISTERS
SYSREF±
CLK±
CLOCK
MANAGEMENT
AD9625
CMOS DIGITAL
INPUT/OUTPUT
CMOS
DIGITAL
INPUT/
OUTPUT
LVDS
DIGITAL
INPUT/
OUTPUT
SERDOUT[0]±
SERDOUT[1]±
SERDOUT[2]±
SERDOUT[3]±
SERDOUT[4]±
SERDOUT[5]±
SERDOUT[6]±
SERDOUT[7]±
FD
RSTB
IRQ
SYNCINB±
DIVCLK±
SDIO SCLK CSB
Figure 1.
PRODUCT HIGHLIGHTS
1. High performance: exceptional SFDR in high sample rate
applications, direct RF sampling, and on-chip reference.
2. Flexible digital data output formats based on the JESD204B
specification.
3. Control path SPI interface port that supports various
product features and functions, such as data formatting,
gain, and offset calibration values.
Rev. 0
Document Feedback
Information furnishedb yA nalogD evicesi s believedt ob eac curatean drel iable.H owever,n o
responsibilityisassumedbyAnalogDevices foritsuse,nor foranyinfringementsofpatentsor other
rightsofthirdpartiesthat mayresult from its use.Specificationssubject tochangewithout notice.No
license is grantedby implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registeredtrademarks are ht e propertyof their respective owners.
One T echnology Wa y, P .O. Box 91 06, Norwood, M A 02 062-9106, U .S.A.
Tel: 781.329.4700
©2014 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
http://www.Datasheet4U.com
1 page  
Data Sheet
Parameter
Input Resistance (Differential)
Input Capacitance
LOGIC INPUTS (SDIO, SCLK, CSB)
Logic Compliance
Voltage
Logic 1
Logic 0
Input Resistance
Input Capacitance
SYNCB+/SYNCB− INPUT (SYNCINB+, SYNCINB−)
Logic Compliance
Input Voltage
Differential
Common Mode
Input Resistance (Differential)
Input Capacitance
LOGIC OUTPUT (SDIO)
Logic Compliance
Voltage
Logic 1 (IOH = 800 μA)
Logic 0 (IOL = 50 μA)
DIGITAL OUTPUTS (SERDOUT[x]±)
Compliance
Output Voltage
Differential
Offset
Differential Return Loss (RLDIFF)1
Common-Mode Return Loss (RLCM)1
Differential Termination Impedance
RESET (RSTB)
Voltage
Logic 1
Logic 0
Input Resistance (Differential)
Input Capacitance
FAST DETECT (FD) AND INTERRUPT (IRQ)
Logic Compliance
Voltage
Logic 1
Logic 0
Input Resistance (Differential)
Input Capacitance
Temperature
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
25°C
25°C
Full
Full
Full
Full
Full
Full
Full
Full
Full
Min
0.8 × SPI_DVDDIO
250
360
8
6
0.8 × DVDDIO
0.8 × DVDDIO
1 Differential and common-mode return loss measured from 100 MHz to 0.75 × baud rate.
Typ
100
1.5
CMOS
30
0.5
LVDS
1.2
20
2.5
CMOS
0.8 × SPI_VDDIO
0.3
CML
700
DRVDD/2
20
2.5
CMOS
20
2.5
AD9625
Max Unit
Ω
pF
V
0.5 V
kΩ
pF
1200
mV p-p
V
kΩ
pF
V
V
800 mV p-p
mV p-p
dB
dB
100 Ω
V
0.5 V
kΩ
pF
V
0.5 V
kΩ
pF
Rev. 0 | Page 5 of 56
5 Page 
Data Sheet
AD9625
Pin No.
F11
F12
F13
F14
G1 to G3
G4
G5
G6
G7
G8
G9, G10
G11
G12
G13
G14
H1 to H3
H4
H5
H6
H7
H8
H9, H10
H11
H12
H13, H14
J1 to J3
J4
J5
J6
J7
J8
J9, J10
J11
J12
J13
J14
K1 to K2
K3
K4
K5 to K13
K14
L1
L2
L3
L4
L5 to L9
L10 to L12
L13, L14
M1 to M10
M11
M12
M13, M14
Mnemonic
AVDD2
AVDD1
AGND
CLK+
DGND
CSB
DVDDIO
AGND
AVDD1
AVDD2
AGND
AVDD2
AVDD1
AGND
CLK−
DVDD1
SCLK
IRQ
AGND
AVDD1
AVDD2
AGND
AVDD2
AVDD1
AGND
DGND
SDIO
FD
RBIAS_EXT
AVDD1
AVDD2
AGND
AVDD2
AVDD1
AGND
SYSREF+
DVDD1
RSTB
DNC
AGND
SYSREF−
DGND
DNC
SYNCINB−
SYNCINB+
DGND
DNC
AGND
DRGND
DRVDD1
REXT
DRGND
Type
Power
Power
Ground
Input
Ground
Input
Power
Ground
Power
Power
Ground
Power
Power
Ground
Input
Power
Input
Output
Ground
Power
Power
Ground
Power
Power
Ground
Ground
I/O
Output
Input
Power
Power
Ground
Power
Power
Ground
Input
Power
Input
N/A
Ground
Input
Ground
N/A
Input
Input
Ground
N/A
Ground
Ground
Power
Input
Ground
Description
ADC Analog Power Supply (2.50 V).
ADC Analog Power Supply (1.30 V).
ADC Analog Ground. This pin connects to the analog ground plane.
ADC Clock Input, True.
Digital Control Ground Supply. These pins connect to the digital ground plane.
SPI Chip Select CMOS Input. Active low.
Digital I/O Power Supply (2.50 V).
ADC Analog Ground. This pin connects to the analog ground plane.
ADC Analog Power Supply (1.30 V).
ADC Analog Power Supply (2.50 V).
ADC Analog Ground. These pins connect to the analog ground plane.
ADC Analog Power Supply (2.50 V).
ADC Analog Power Supply (1.30 V).
ADC Analog Ground. This pin connects to the analog ground plane.
ADC Clock Input, Complement.
ADC Digital Power Supply (1.30 V).
SPI Serial Clock CMOS Input.
Interrupt Request Output Signal.
ADC Analog Ground. This pin connects to the analog ground plane.
ADC Analog Power Supply (1.30 V).
ADC Analog Power Supply (2.50 V).
ADC Analog Ground. These pins connect to the analog ground plane.
ADC Analog Power Supply (2.50 V).
ADC Analog Power Supply (1.30 V).
ADC Analog Ground. These pins connect to the analog ground plane.
Digital Control Ground Supply. These pins connect to the digital ground plane.
SPI Serial Data CMOS Input/Output; Scan Output 1.
Fast Detect Output. This pin requires an external 10 kΩ resistor connected to ground.
Reference Bias. This pin requires an external 10 kΩ resistor connected to ground.
ADC Analog Power Supply (1.30 V).
ADC Analog Power Supply (2.50 V).
ADC Analog Ground. These pins connect to the analog ground plane.
ADC Analog Power Supply (2.50 V).
ADC Analog Power Supply (1.30 V).
ADC Analog Ground. This pin connects to the analog ground plane.
System Reference Chip Synchronization, True.
ADC Digital Power Supply (1.30 V).
Chip Digital Reset, Active Low.
Do Not Connect. Do not connect to this pin. Leave this pin floating.
ADC Analog Ground. These pins connect to the analog ground plane.
System Reference Chip Synchronization, Complement.
Digital Control Ground Supply. This pin connects to the digital ground plane.
Do Not Connect. Do not connect to this pin. Leave this pin floating.
Synchronization, Complement.
Synchronization, True. SYNCINB LVDS input (active low, true).
Digital Control Ground Supply. These pins connect to the digital ground plane.
Do Not Connect. Do not connect to these pins. Leave these pins floating.
ADC Analog Ground. These pins connect to the analog ground plane.
Digital Driver Ground Supply. These pins connect to the digital driver ground plane.
Power Supply (1.3 V) Reference Clock Divider, VCO, and Synthesizer.
External Resistor, 10 kΩ to Ground.
Digital Driver Ground Supply. This pin connects to the digital driver ground plane.
Rev. 0 | Page 11 of 56
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet AD9625.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| AD9620 | Ultralow Distortion Buffer | Analog Devices |
| AD9621 | Wideband Voltage Feedback Amplifier | Analog Devices |
| AD9622 | Wideband Voltage Feedback Amplifier | Analog Devices |
| AD9623 | Wideband Voltage Feedback Amplifier | Analog Devices |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |