PDF RFM73 Data sheet ( Hoja de datos )

Número de pieza	RFM73
Descripción	Low Power High Performance 2.4 GHz GFSK Transceiver
Fabricantes	HOPERF
Logotipo
Hay una vista previa y un enlace de descarga de RFM73 (archivo pdf) en la parte inferior de esta página. Total 28 Páginas
No Preview Available ! RFM73 Low Power High Performance 2.4 GHz GFSK Transceiver Features  2400-2483.5 MHz ISM band operation  Support 250Kbps, 1Mbps and 2 Mbps air data rate  Programmable output power  Low power consumption  Tolerate +/- 60ppm 16 MHz crystal  Variable payload length from 1 to32bytes  Automatic packet processing  6 data pipes for 1:6 star networks  1.9V to 3.6V power supply  4-pin SPI interface with maximum 8MHz clock rate  Compact 20-pin 3x3 or 4x4mm QFN package Applications  Wireless PC peripherals  Wireless mice and keyboards  Wireless gamepads  Wireless audio  VOIP and wireless headsets RFP 11 VDDPA  VDD  VSS IREF 67 8 9 10 IRQ VDD VSS XTALP XTALN  Remote controls  Consumer electronics  Home automation  Toys  Personal health and entertainment Block Diagram RFP RFN FM Demodulator Data Slicer Integrated TDD RF Transceiver Power Management FM Modulator Gaussian shaping Rx FIFO Packet Processing & State Control Tx FIFO CSN SCK MOSI MISO IRQ CE Free Datasheet http://www.datasheet4u.com/ 1 page 2 Abbreviations ACK ARC ARD CD CE CRC CSN DPL FIFO GFSK GHz LNA IRQ ISM LSB MAX_RT Mbps MCU MHz MISO MOSI MSB PA PID PLD PRX PTX PWD_DWN PWD_UP RF_CH RSSI RX RX_DR SCK SPI TDD TX TX_DS XTAL Acknowledgement Auto Retransmission Count Auto Retransmission Delay Carrier Detection Chip Enable Cyclic Redundancy Check Chip Select Not Dynamic Payload Length First-In-First-Out Gaussian Frequency Shift Keying Gigahertz Low Noise Amplifier Interrupt Request Industrial-Scientific-Medical Least Significant Bit Maximum Retransmit Megabit per second Microcontroller Unit Megahertz Master In Slave Out Master Out Slave In Most Significant Bit Power Amplifier Packet Identity Bits Payload Primary RX Primary TX Power Down Power Up Radio Frequency Channel Received Signal Strength Indicator Receive Receive Data Ready SPI Clock Serial Peripheral Interface Time Division Duplex Transmit Transmit Data Sent Crystal RFM73 Page 4 of 27 Tel: +86-755-82973805 Fax: +86-755-82973550 E-mail: [email protected] http://www.hoperf.com Free Datasheet http://www.datasheet4u.com/ 5 Page RFM73 EN_DYN_ACK bit. When you use this option, the PTX goes directly to standby-I mode after transmitting the packet and the PRX does not transmit an ACK packet when it receives the packet. 5.1.4 Payload The payload is the user defined content of the packet. It can be 0 to 32 bytes wide, and it is transmitted on-air as it is uploaded (unmodified) to the device. The RFM73 provides two alternatives for handling payload lengths, static and dynamic payload length. The static payload length of each of six data pipes can be individually set. The default alternative is static payload length. With static payload length all packets between a transmitter and a receiver have the same length. Static payload length is set by the RX_PW_Px registers. The payload length on the transmitter side is set by the number of bytes clocked into the TX_FIFO and must equal the value in the RX_PW_Px register on the receiver side. Each pipe has its own payload length. Dynamic Payload Length (DPL) is an alternative to static payload length. DPL enables the transmitter to send packets with variable payload length to the receiver. This means for a system with different payload lengths it is not necessary to scale the packet length to the longest payload. With DPL feature the RFM73 can decode the payload length of the received packet automatically instead of using the RX_PW_Px registers. The MCU can read the length of the received payload by using the command: R_RX_PL_WID. In order to enable DPL the EN_DPL bit in the FEATURE register must be set. In RX mode the DYNPD register has to be set. A PTX that transmits to a PRX with DPL enabled must have the DPL_P0 bit in DYNPD set. 5.1.5 CRC The CRC is the error detection mechanism in the packet. The number of bytes in the CRC is set by the CRCO bit in the CONFIG register. It may be either 1 or 2 bytes and is calculated over the address, Packet Control Field, and Payload. The polynomial for 1 byte CRC is X8 + X2 + X + 1. Initial value is 0xFF. The polynomial for 2 byte CRC is X16 + X12 + X5 + 1. Initial value is 0xFFFF. No packet is accepted by receiver side if the CRC fails. 5.2 Packet Handling RFM73 uses burst mode for payload transmission and receive. The transmitter fetches payload from TX FIFO, automatically assembles it into packet and transmits the packet in a very short burst period with 1Mbps or 2Mbps air data rate. After transmission, if the PTX packet has the NO_ACK flag set, RFM73 sets TX_DS and gives an active low interrupt IRQ to MCU. If the PTX is ACK packet, the PTX needs receive ACK from the PRX and then asserts the TX_DS IRQ. The receiver automatically validates and disassembles received packet, if there is a valid packet within the new payload, it will write the payload into RX FIFO, set RX_DR and give an active low interrupt IRQ to MCU. When auto acknowledge is enabled (EN_AA=1), the PTX devicewill automatically wait for acknowledge packet after transmission, and re-transmit original packet with the delay of ARD until an acknowledge packet is received or the number of re-transmission exceeds a threshold ARC. If the later one happens, RFM73 will set MAX_RT and give an active low interrupt Page 10 of 27 Tel: +86-755-82973805 Fax: +86-755-82973550 E-mail: [email protected] http://www.hoperf.com Free Datasheet http://www.datasheet4u.com/ 11 Page

Páginas	Total 28 Páginas
PDF Descargar	[ Datasheet RFM73.PDF ]

Hoja de datos destacado

Número de pieza	Descripción	Fabricantes
RFM70	Low Power High Performance 2.4 GHz GFSK Transceiver Module	Hoperf
RFM73	Low Power High Performance 2.4 GHz GFSK Transceiver	HOPERF
RFM73P-S2	Low Power High Performance 2.4 GHz GFSK Transceiver Module	HOPERF
RFM7N35	7A/ 350V and 400V/ 0.75 Ohm/ N-Channel Power MOSFETs	Intersil Corporation

Número de pieza	Descripción	Fabricantes
SLA6805M	High Voltage 3 phase Motor Driver IC.	Sanken
SDC1742	12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.	Analog Devices

DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.

DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar