|
|
PDF MTD655 Data sheet ( Hoja de datos )
| Número de pieza | MTD655 | |
| Descripción | 5 Port 10M/100M Hub | |
| Fabricantes | MYSON TECHNOLOGY | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de MTD655 (archivo pdf) en la parte inferior de esta página. Total 18 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
MYSON
MTD655
TECHNOLOGY
5 Port 10M/100M Hub With 2 port Switch
FEATURES
GENERAL DESCRIPTION
• IEEE802.3 Clause 9 and IEEE802.3u Cluse 27
compliant.
• Provide 4 RMII (Reduced Media Independent
Interface) ports and 1 MII port.
• Provide 2 inter_repeater stacking bus for 10M
and 100M port expansion each.
• Support stacking to 4 units without any external
arbitration logic ( if use external arbitration
logic, theoretically can stack to 6 units and up) .
• Build_in 2 port switch controller, support up to
2048 MAC addresses filtering database.
• Optional back_pressure flow control
• Optional up_link_switch port function (in slave
hub), support 100FX 2km distance extension in
100FD mode.
• Meet Class_2 repeater specification for
100M_hub.
• Use simple and low cost asynchronous SRAM
(high speed ASRAM 128k*8 : one pcs only)
• 128 pin PQFP package, 5V operation voltage.
The MTD655 is a highly integrated, 10M/
100M dual speed hub with build_in 2 port switch.
Support 4 RMII ports and 1 MII port for 10M/
100M operation, and meet 100M_hub class_2
spec when connect with external PHYceivers.
The MTD655 provides two Inter-repeater
stacking bus for 10M and 100M expansion each,
easily stack to 4 units without any external arbi-
tration logic. If using external arbitration logic and
proper bus driver, can stack to 6 units and up.
The build_in 2 port switch, support 2k MAC
addresses filtering, and use low cost asynchro-
nous high speed SRAM (128k*8) one pcs only for
packet buffering. This 2 port switch can also be
configured to be up_link switch when hub is
under slave mode.
The MTD655 also support an simple and
effective LED display function, provide 10M_col,
100M_col, memory_test_fail, and per port’s parti-
tion status.
BLOCK DIAGRAM
10M
Inter Hub Bus
100M
Inter Hub Bus
ASRAM Interface
Two Port
Switch
Uplink Switch Enable(10/100,FD/HD)
10M_HD
10M
Hub
100M_HD
100M
Hub
Port
Switch
Logic
RMII4
RMII3
RMII2
RMII1
MII0
This datasheet contains new product information. Myson Technology reserves the rights to modify the product specification
without notice. No liability is assumed as a result of the use of this procuts. No rights under any patent accompany the sales of
the product.
1/18 MTD655 Revision 2.0 17/03/2000
1 page  
MYSON
TECHNOLOGY
www.DataSheet4U.com
MTD655
Name
RXD4_0
RXD4_1
TXEN4
TXD4_0
TXD4_1
RMII Port Interface Pins (port1 ~port4)
Pin Number I/O
Descriptions
57 I Port4 RMII receive data bit_0.
58 I Port4 RMII receive data bit_1.
56 O Port4 RMII transmit enable signal.
55 O Port4 RMII transmit data bit_0.
54 O Port4 RMII transmit data bit_1.
High Speed Asynchronous SRAM Interface Pins
Name
WEB
OEB
D[7:0]
Pin Number I/O
Descriptions
94 O ASRAM control pin for write (low active).
106 O ASRAM control pin for read (low active).
111,113,115, I/O ASRAM data bus
118,120,119,
116,114
A[16:0]
90,91,93,96, O ASRAM address bus
95,102,108,
100,98,97,99
,101,104,107
,109,110,112
Note: Asynchronous SRAM acess time: 10/12 ns (max)
Name
IMASTER
10M Inter-Bus Interface pins
Pin Number
67
I/O
I Master hub selection:
Descriptions
when high: means hub internal inter_bus arbiter is enabled and hub
internal two_port switch is well conneted to 10M_hub core and
100M_hub core .
when low: means hub internal inter_bus arbiter is disabled and hub
internal two_port switch is not connected to 10M_hub core and
100M_hub core.
IACKB10
I/O 10M Inter-Bus port access acknowledge signal (low active). For master
84
hub, this pin is output; for slave hub is input, or while EXT_ARB
jumper was set to “1”, this pin is input from an external arbitration
device.
ICOLB10
I/O 10M Inter-Bus collision signal (low active). For master hub, this pin can
85
output multi hub collision event to inform all slave hub ; for slave hub,
this pin is an input, or while EXT_ARB jumper was set to “1”, this pin
is input from an external arbitration device.
IREQ10_IN0 88 I 10M Inter-Bus port access request input.
IREQ10_IN1 87 I 10M Inter-Bus port access request input.
IREQ10_IN2 86 I 10M Inter-Bus port access request input.
IREQ10_OUT
89
O 10M Inter-Bus port access request output.
5/18 MTD655 Revision 2.0 17/03/2000
5 Page 
www.DataSheet4U.com
MYSON
TECHNOLOGY
MTD655
TABLE 1. MII r egister s
REG
NO
Bits
10
11-15
1
0-7
8-15
2
3
4
Name
CClimit10
CtlReg1
DisPort
AgeReg
R/W
Descriptions
Set "1" will program 10M partition cclimit to 64.
Reserved
R/W
CONTROL REGISTER 1
Set bits "1" disable port 0-7 RMII ports.
Reserved.
Reserved
Reserved
R/W
AGE REGISTER
"R/W" means read/writable.
Default
1’b0(32)
2’b00
16’h0000
8’h000
11/18
MTD655 Revision 2.0 17/03/2000
11 Page | ||
| Páginas | Total 18 Páginas | |
| PDF Descargar | [ Datasheet MTD655.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| MTD6501C | 3-Phase Brushless DC Sinusoidal Sensorless Fan Motor Driver |  Microchip |
| MTD6501D | 3-Phase Brushless DC Sinusoidal Sensorless Fan Motor Driver | Microchip |
| MTD6501G | 3-Phase Brushless DC Sinusoidal Sensorless Fan Motor Driver | Microchip |
| MTD6502B | 5V 3-Phase BLDC Sinusoidal Sensorless Fan Motor Driver | Microchip |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |