DataSheet26.com

LF198FE PDF даташит

Спецификация LF198FE изготовлена ​​​​«NXP Semiconductors» и имеет функцию, называемую «Sample-and-hold amplifiers».

Детали детали

Номер произв LF198FE
Описание Sample-and-hold amplifiers
Производители NXP Semiconductors
логотип NXP Semiconductors логотип 

5 Pages
scroll

No Preview Available !

LF198FE Даташит, Описание, Даташиты
Philips Semiconductors Linear Products
Sample-and-hold amplifiers
Product specification
LF198/LF298/LF398
DESCRIPTION
The LF198/LF298/LF398 are monolithic sample-and-hold circuits
which utilize high-voltage ion-implant JFET technology to obtain
ultra-high DC accuracy with fast acquisition of signal and low droop
rate. Operating as a unity gain follower, DC gain accuracy is 0.002%
typical and acquisition time is as low as 6µs to 0.01%. A bipolar
input stage is used to achieve low offset voltage and wide
bandwidth. Input offset adjust is accomplished with a single pin and
does not degrade input offset drift. The wide bandwidth allows the
LF198 to be included inside the feedback loop of 1MHz op amps
without having stability problems. Input impedance of 1010allows
high source impedances to be used without degrading accuracy.
P-channel junction FETs are combined with bipolar devices in the
output amplifier to give droop rates as low as 5mV/min with a 1µF
hold capacitor. The JFETs have much lower noise than MOS
devices used in previous designs and do not exhibit high
temperature instabilities. The overall design guarantees no
feedthrough from input to output in the hold mode even for input
signals equal to the supply voltages.
Logic inputs are fully differential with low input current, allowing
direct connection to TTL, PMOS, and CMOS; differential threshold is
1.4V. The LF198/LF298/LF398 will operate from ±5V to ±18V
supplies. They are available in 8-pin plastic DIP, 8-pin Cerdip, and
14-pin plastic SO packages.
FEATURES
Operates from ±5V to ±18V supplies
Less than 10µs acquisition time
TTL, PMOS, CMOS compatible logic input
0.5mV typical hold step at CH=0.01µF
Low input offset
0.002% gain accuracy
Low output noise in hold mode
Input characteristics do not change during hold mode
High supply rejection ratio in sample or hold
Wide bandwidth
PIN CONFIGURATIONS
FE, N Packages
V+ 1
OFFSET VOLTAGE 2
INPUT 3
V– 4
8 LOGIC
7 LOGIC REFERENCE
6 Ch
5 OUTPUT
TOP VIEW
D1 Package
INPUT 1
NC 2
V– 3
NC 4
NC 5
NC 6
OUTPUT 7
14 VOS Adj
13 NC
12 V+
11 LOGIC
10 LOGIC REF
9 NC
8 Ch
TOP VIEW
NOTE:
1. SO and non-standard pinouts.
APPLICATION
The LF198/LF298/LF398 are ideally suited for a wide variety of
sample-and-hold applications, including data acquisition,
analog-to-digital conversion, synchronous demodulation, and
automatic test setup
ORDERING INFORMATION
DESCRIPTION
8-Pin Ceramic Dual In-Line Package (CERDIP)
14-Pin Plastic Small Outline (SO) Package
8-Pin Ceramic Dual In-Line Package (CERDIP)
8-Pin Plastic Dual In-Line Package (DIP)
8-Pin Ceramic Dual In-Line Package (CERDIP)
8-Pin Plastic Dual In-Line Package (DIP)
TEMPERATURE RANGE
-55°C to +125°C
0 to +70°C
0 to +70°C
0 to +70°C
-25°C to +85°C
-25°C to +85°C
ORDER CODE
LF198FE
LF398D
LF398FE
LF398N
LF298FE
LF298N
DWG #
0580A
0175D
0580A
0404B
0580A
0404B
August 31, 1994
879 853-0135 13721









No Preview Available !

LF198FE Даташит, Описание, Даташиты
Philips Semiconductors Linear Products
Sample-and-hold amplifiers
Product specification
LF198/LF298/LF398
FUNCTIONAL DIAGRAM
OFFSET
3
INPUT
8
LOGIC
LOGIC 7
REFERENCE
30k
+
300
6
HOLD
CAPACITOR
TYPICAL APPLICATIONS
5
OUTPUT
3
ANALOG INPUT
SAMPLE 5V
HOLD 0V
LOGIC
INPUT
V+
V–
1
4
5
S/H
6
OUTPUT
7
8
Ch
ABSOLUTE MAXIMUM RATINGS
SYMBOL
PARAMETER
RATING
UNIT
VS Supply voltage
Maximum power dissipation
TA=25°C (still-air)3
F package
±18 V
780 mW
N package
1160
mW
D package
1040
mW
TA
TSTG
VIN
Operating ambient temperature range
LF198
LF298
LF398
Storage temperature range
Input voltage
-55 to +125
-25 to +85
0 to +70
-65 to +150
Equal to
supply voltage
°C
°C
°C
°C
Logic-to-logic reference differential
voltage2
+7, -30
V
Output short-circuit duration
Indefinite
Hold capacitor short-circuit duration
10 sec
TSOLD
Lead soldering temperature (10sec max)
300 °C
NOTES:
1. The maximum junction temperature of the LF398 is 150°C. When operating at elevated ambient temperature, the packages must be derated
based on the thermal resistance specified.
2. Although the differential voltage may not exceed the limits given, the common-mode voltage on the logic pins must always be at least 2V
below the positive supply and 3V above the negative supply.
3. Derate above 25°C, at the following rates:
F package at 6.2mW/°C
N package at 9.3mW/°C
D package at 8.3mW/°C
August 31, 1994
880









No Preview Available !

LF198FE Даташит, Описание, Даташиты
Philips Semiconductors Linear Products
Sample-and-hold amplifiers
Product specification
LF198/LF298/LF398
DC ELECTRICAL CHARACTERISTICS
Unless otherwise specified, the following conditions apply: unit is in “sample” mode; VS = ±15V; TJ = 25°C; -11.5V3 VIN +11.5V; CH=0.01µF;
and RL = 10k. Logic reference voltage = 0V and logic voltage = 2.5V.
SYMBOL
PARAMETER
TEST CONDITIONS
LF198/LF298
LF398
Min Typ Max Min Typ Max
UNIT
VOS Input offset voltage4
TJ=25°C
Full temperature range
13
5
27
10
mV
IBIAS
Input bias current4
TJ=25°C
Full temperature range
5 25
75
10 50
100
nA
Input impedance
Gain error
TJ=25°C
TJ=25°C, RL=10k
Full temperature range
1010
0.002 0.005
0.02
1010
0.004
0.01
0.02
%
Feedthrough attenuation
ratio at 1kHz
TJ=25°C, Ch=0.01µF
86 96
80 90
dB
Output impedance
TJ=25°C, “HOLD“ mode
Full temperature range
“HOLD“ step2
ICC Supply current4
TJ=25°C, Ch=0.01µF, VOUT=0
TJ 25°C
Logic and logic reference
input current
TJ = 25°C
0.5 2
4
0.5 2.0
4.5 5.5
2 10
0.5 4
6
1.0 2.5
4.5 6.5
2 10
mV
mA
µA
Leakage current into hold
capacitor4
TJ=25°C, “HOLD“ mode
30 100
30 200
pA
tAC Acquisition time to 0.1%
Hold capacitor charging
current
VOUT=10V, Ch=1000pF
Ch=0.01µF
VIN-VOUT=2V
4
20
5
4
µs
20
5 mA
Supply voltage rejection
ratio
VOUT=0
80 110
80 110
dB
Differential logic threshold
TJ=25°C
0.8 1.4 2.4 0.8 1.4 2.4
V
NOTES:
1. Unless otherwise specified, the following conditions apply. Unit is in “sample“ mode, VS=±15V, TJ=25°C, -11.5V VIN +11.5V, Ch = 0.01µF,
and RL = 10k. Logic reference voltage = 0V and logic voltage = 2.5V.
2. Hold step is sensitive to stray capacitive coupling between input logic signals and the hold capacitor. 1pF, for instance, will create an
additional 0.5mV step with a 5V logic swing and a 0.01µF hold capacitor. Magnitude of the hold step is inversely proportional to hold
capacitor value.
3. Leakage current is measured at a junction temperature of 25°C. The effects of junction temperature rise due to power dissipation or elevated
ambient can be calculated by doubling the 25°C value for each 11°C increase in chip temperature. Leakage is guaranteed over full input
signal range.
4. The parameters are guaranteed over a supply voltage of ±5 to ±18V.
August 31, 1994
881










Скачать PDF:

[ LF198FE.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
LF198FESample-and-hold amplifiersNXP Semiconductors
NXP Semiconductors

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск