ACS8526 PDF даташит
Спецификация ACS8526 изготовлена «Semtech Corporation» и имеет функцию, называемую «Line Card Protection Switch». |
|
Детали детали
Номер произв | ACS8526 |
Описание | Line Card Protection Switch |
Производители | Semtech Corporation |
логотип |
30 Pages
No Preview Available ! |
ACS8526 LC/P LITE
Line Card Protection Switch for PDH, SONET
or SDH Systems
ADVANCED COMMUNICATIONS
Deswcwrwi.pDattiaoSnheet4U.com
FINAL
Features
DATASHEET
The ACS8526 is a highly integrated single-chip solution
for protection switching between two SECs (SDH/SONET
Equipment Clocks) from Master and Slave SETS clock
cards, for line cards in a PDH, SONET or SDH Network
Element. The ACS8526 has fast activity monitors on the
inputs and will raise a flag on a pin if there is a loss of
activity on the currently selected input. The protection
switching between the input reference clock sources is
controlled by an external pin.
The ACS8526 has two SEC reference clock input ports,
configured for expected frequency by setting hardware
pins or by writing to registers via the serial interface.
The ACS8526 can perform frequency translation,
converting, for example, an 8 kHz SEC input clock from a
backplane into a 155.52 MHz clock for local line cards.
The ACS8526 generates two independent SEC clock
outputs, one on a PECL/LVDS port and one on a
TTL/CMOS port, at spot frequencies configured by
hardware pins, or by writing to registers via the serial
interface. The hardware selectable spot frequencies
range from 1.544 MHz up to 155.52 MHz, with further
options for N x E1/DS1 and 311.04 MHz via register
selection. The ACS8526 also provides an 8 kHz Frame
Sync output and 2 kHz Multi-Frame Sync output, both with
programmable pulse width and polarity.
Advanced configuration possibilities are available via the
serial port (which can be SPI compatible), however the
basic configuration of I/O frequencies and SONET/SDH
selection by hardware make the device suitable for
standalone operation, i.e., no need for a microprocessor.
Block Diagram
Line card protection switch - partners Semtech SETS
devices for Stratum 3E/3/4E/4 PDH, SONET or SDH
applications
High performance DPLL/APLL solution
Output jitter compliant to STM-1
Two independent SEC inputs ports (TTL)
Four independent output ports:
Two clock ports: one PECL/LVDS, one TTL
Two Syncs (TTL): 8 kHz FrSync & 2 KHz MFrSync
TTL I/O ports: spot frequencies 2 kHz to 77.76 MHz
PECL/LVDS port: spot frequencies 2 kHz to 311 MHz
N x E1/DS1 mode
Programmable pulse width and polarity on Syncs
SONET/SDH frequency translation
Digital Holdover mode on input failure
Separate activity monitors and register alarms on
each input.
“Loss of activity” on selected input flagged on
dedicated pin
Source switch under external hardware control
PLL “Locked” and “Acquisition” bandwidth selectable
from 18, 35 or 70 Hz
Configurable via serial interface or hardware pins
Output clock phase continuity to GR-1244-CORE[13]
Single 3.3 V operation, 5 V I/O compatible
IEEE 1149.1 JTAG Boundary Scan is supported
Operating temperature (ambient) of -40 to +85°C
Available in LQFP 64 package
Lead (Pb)-free version available (ACS8526T), RoHS
and WEEE compliant.
Figure 1 Block Diagram of the ACS8526 LC/P LITE
LOS_ALARM
IP_FREQ
SONSDHB
2 x SEC TTL inputs
DPLL1
DPLL2
SEC Inputs: SEC1
Programmable
Frequencies
N x 8 kHz
1.544 MHz
SEC2
2.048 MHz
6.48 MHz
19.44 MHz
25.92 MHz
SRCSW
38.88 MHz TCK
51.84 MHz
77.76 MHz
TDI
TMS
TRST
TDO
Input
SEC Port
Selector
Digital Feedback
APLL3
E1/DS1
Synthesis
IEEE
1149.1
JTAG
Chip
Clock
Generator
Priority Register Set
Table
MUX
2
MUX
1
APLL2
APLL 1
Output
Port
Frequency
Selection
SPI Compatible
Serial Interface
Port
TCXO or
XO
F8526D_001BLOCKDIA_03
OP_FREQ1
OP_FREQ2
SEC Outputs:
01 (LVDS/PECL)
02 (TTL)
Sync Outputs:
MFrSync 2 kHz (TTL)
FrSync 8 kHz (TTL)
Output Frequencies/MHz
01 Output: 02 Output:
19.44
1.544
25.92
2.048
34.368 (E3) 3.088
38.88
19.44
44.736 (DS3) 25.92
51.84
34.368 (E3)
77.76
38.88
155.52
44.736 (DS3)
51.84
77.76
Revision 4.01/June 2006 © Semtech Corp.
Page 1
www.semtech.com
No Preview Available ! |
Table of Contents
ACS8526 LC/P LITE
ADVANCED COMMUNICATIONS
Tabwlwew.oDfataCSohenett4eUn.cotms
Section
FINAL
DATASHEET
Page
Description ................................................................................................................................................................................................. 1
Block Diagram............................................................................................................................................................................................ 1
Features ..................................................................................................................................................................................................... 1
Table of Contents ...................................................................................................................................................................................... 2
Pin Diagram ............................................................................................................................................................................................... 3
Pin Description........................................................................................................................................................................................... 4
Introduction................................................................................................................................................................................................ 6
General Description................................................................................................................................................................................... 6
Inputs ..................................................................................................................................................................................................6
Preconfiguring Inputs - Expected Input Frequency ................................................................................................................ 7
Preconfiguring Inputs- SONET/SDH ........................................................................................................................................ 7
Input Locking Frequency Modes ............................................................................................................................................. 7
Selection of Input SECs .....................................................................................................................................................................8
Initialization .............................................................................................................................................................................. 8
SEC Selection - SRCSW pin...................................................................................................................................................... 8
Output Clock Phase Continuity on Source Switchover .......................................................................................................... 8
Activity Monitors.................................................................................................................................................................................9
SEC Activity Monitors ............................................................................................................................................................... 9
Fast Activity Monitor.............................................................................................................................................................. 10
Phase Locked Loops (PLLs) ........................................................................................................................................................... 10
PLL Overview ......................................................................................................................................................................... 10
PLL Architecture .................................................................................................................................................................... 11
PLL Operational Controls ...................................................................................................................................................... 14
DPLL Feature Summary ........................................................................................................................................................ 16
Outputs ............................................................................................................................................................................................ 17
Output Frequency Selection by Hardware ........................................................................................................................... 17
Output Frequency Selection by Register Programming...................................................................................................... 17
Power-On Reset............................................................................................................................................................................... 25
Local Oscillator Clock...................................................................................................................................................................... 27
Crystal Frequency Calibration............................................................................................................................................... 27
Status Reporting ............................................................................................................................................................................. 27
Loss of Input Signal - LOS Flag ............................................................................................................................................. 27
Status Information ................................................................................................................................................................ 27
Serial Interface................................................................................................................................................................................ 27
Register Map........................................................................................................................................................................................... 30
Register Organization ..................................................................................................................................................................... 30
Multi-word Registers ............................................................................................................................................................. 30
Register Access ..................................................................................................................................................................... 30
Flags ....................................................................................................................................................................................... 30
Defaults.................................................................................................................................................................................. 30
Register Descriptions ............................................................................................................................................................................. 32
Electrical Specifications ......................................................................................................................................................................... 61
JTAG ................................................................................................................................................................................................. 61
Over-voltage Protection .................................................................................................................................................................. 61
ESD Protection ................................................................................................................................................................................ 61
Latchup Protection.......................................................................................................................................................................... 61
Maximum Ratings ........................................................................................................................................................................... 62
Operating Conditions ...................................................................................................................................................................... 62
Jitter Performance .......................................................................................................................................................................... 65
Input/Output Timing ....................................................................................................................................................................... 67
Package Information .............................................................................................................................................................................. 68
Thermal Conditions......................................................................................................................................................................... 69
Application Information .......................................................................................................................................................................... 70
References .............................................................................................................................................................................................. 71
Abbreviations .......................................................................................................................................................................................... 71
Notes ....................................................................................................................................................................................................... 72
Trademark Acknowledgements ............................................................................................................................................................. 72
Revision Status/History ......................................................................................................................................................................... 73
Ordering Information .............................................................................................................................................................................. 74
Disclaimers...................................................................................................................................................................................... 74
Contacts........................................................................................................................................................................................... 74
Revision 4.01/June 2006 © Semtech Corp.
Page 2
www.semtech.com
No Preview Available ! |
ADVANCED COMMUNICATIONS
PinwDwwia.DgatraaShmeet4U.com
Figure 2 ACS8526 Pin Diagram
FINAL
ACS8526 LC/P LITE
DATASHEET
1 AGND1
2 IC1
3 AGND2
4 VA1+
5 LOS_ALARM
6 REFCLK
7 DGND1
8 VD1+
9 VD2+
10 DGND2
11 DGND3
12 VD3+
13 SRCSW
14 VA2+
15 AGND3
16 IC2
ACS8526
LC/P LITE
48 PORB
47 SCLK
46 O1_FREQ1
45 O1_FREQ0
44 CSB
43 SDI
42 CLKE
41 TMS
40 DGND5
39 VDD2
38 O2_FREQ1
37 TRST
36 O2_FREQ2
35 O2_FREQ0
34 IP_FREQ2
33 IP_FREQ1
Revision 4.01/June 2006 © Semtech Corp.
Page 3
F8526D_002PINDIAG_01
www.semtech.com
Скачать PDF:
[ ACS8526.PDF Даташит ]
Номер в каталоге | Описание | Производители |
ACS8520 | Synchronous Equipment Timing Source for Stratum 3/4E/4 and SMC Systems | Semtech Corporation |
ACS8522 | Synchronous Equipment Timing Source | Semtech Corporation |
ACS8522A | Synchronous Equipment Timing Source | Semtech Corporation |
ACS8525 | Line Card Protection Switch | Semtech Corporation |
Номер в каталоге | Описание | Производители |
TL431 | 100 мА, регулируемый прецизионный шунтирующий регулятор |
Unisonic Technologies |
IRF840 | 8 А, 500 В, N-канальный МОП-транзистор |
Vishay |
LM317 | Линейный стабилизатор напряжения, 1,5 А |
STMicroelectronics |
DataSheet26.com | 2020 | Контакты | Поиск |