DataSheet26.com

72V221L15PFG PDF даташит

Спецификация 72V221L15PFG изготовлена ​​​​«IDT» и имеет функцию, называемую «IDT72V221L15PFG».

Детали детали

Номер произв 72V221L15PFG
Описание IDT72V221L15PFG
Производители IDT
логотип IDT логотип 

14 Pages
scroll

No Preview Available !

72V221L15PFG Даташит, Описание, Даташиты
www.DataSheet4U.com
3.3 VOLT CMOS SyncFIFO™
256 x 9, 512 x 9,
1,024 x 9, 2,048 x 9,
4,096 x 9 and 8,192 x 9
IDT72V201, IDT72V211
IDT72V221, IDT72V231
IDT72V241, IDT72V251
FEATURES:
256 x 9-bit organization IDT72V201
512 x 9-bit organization IDT72V211
1,024 x 9-bit organization IDT72V221
2,048 x 9-bit organization IDT72V231
4,096 x 9-bit organization IDT72V241
8,192 x 9-bit organization IDT72V251
10 ns read/write cycle time
5V input tolerant
Read and Write clocks can be independent
Dual-Ported zero fall-through time architecture
Empty and Full Flags signal FIFO status
Programmable Almost-Empty and Almost-Full flags can be set to
any depth
Programmable Almost-Empty and Almost-Full flags default to
Empty+7, and Full-7, respectively
Output Enable puts output data bus in high-impedance state
Advanced submicron CMOS technology
Available in 32-pin plastic leaded chip carrier (PLCC) and 32-pin
plastic Thin Quad FlatPack (TQFP)
Industrial temperature range (–40°C to +85°C) is available
Green parts available, see ordering information
DESCRIPTION:
The IDT72V201/72V211/72V221/72V231/72V241/72V251 SyncFIFOs™
FUNCTIONAL BLOCK DIAGRAM
are very high-speed, low-power First-In, First-Out (FIFO) memories with
clocked read and write controls. The architecture, functional operation and pin
assignments are identical to those of the IDT72201/72211/72221/72231/
72241/72251, but operate at a power supply voltage (Vcc) between 3.0V and
3.6V. These devices have a 256, 512, 1,024, 2,048, 4,096 and 8,192 x 9-bit
memory array, respectively. These FIFOs are applicable for a wide variety of
data buffering needs such as graphics, local area networks and interprocessor
communication.
These FIFOs have 9-bit input and output ports. The input port is
controlled by a free-running clock (WCLK), and two Write Enable pins
(WEN1, WEN2). Data is written into the Synchronous FIFO on every rising
clock edge when the Write Enable pins are asserted. The output port is
controlled by another clock pin (RCLK) and two Read Enable pins (REN1,
REN2). The Read Clock can be tied to the Write Clock for single clock
operation or the two clocks can run asynchronous of one another for dual-
clock operation. An Output Enable pin (OE) is provided on the read port
for three-state control of the output.
The Synchronous FIFOs have two fixed flags, Empty (EF) and Full (FF).
Two programmable flags, Almost-Empty (PAE) and Almost-Full (PAF), are
provided for improved system control. The programmable flags default to
Empty+7 and Full-7 for PAE and PAF, respectively. The programmable flag
offset loading is controlled by a simple state machine and is initiated by asserting
the Load pin (LD).
These FIFOs are fabricated using IDT's high-speed submicron CMOS
technology.
WCLK
WEN1
WEN2
D0 - D8
LD
INPUT REGISTER
OFFSET REGISTER
WRITE CONTROL
LOGIC
WRITE POINTER
RAM ARRAY
256 x 9, 512 x 9,
1,024 x 9, 2,048 x 9,
4,096 x 9, 8,192 x 9
FLAG
LOGIC
READ POINTER
EF
PAE
PAF
FF
READ CONTROL
LOGIC
OUTPUT REGISTER
RESET LOGIC
RS
OE
Q0 - Q8
RCLK
REN1
REN2
IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. SyncFIFO is a trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
©2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
4092 drw 01
FEBRUARY 2006
DSC-4092/4









No Preview Available !

72V221L15PFG Даташит, Описание, Даташиты
wwwI2D.5DT6a7tx2aVS9,2h50e11e2/t74x2UV9.c2,o11m1,0/7224Vx2291, /27,20V4823x1/97,24V,029461/x729Va2n5d1
3.3V CMOS
8,192 x 9
SyncFIFO™
PIN CONFIGURATION
COMMERCIAL AND INDUSTRIAL
TEMPERATURERANGES
INDEX
INDEX
D1
D0
PAF
PAE
GND
REN1
RCLK
REN2
32 31 30 29 28 27 26 25
1 24
2 23
3 22
4 21
5 20
6 19
7 18
8 17
9 10 11 12 13 14 15 16
WEN1
WCLK
WEN2/LD
VCC
Q8
Q7
Q6
Q5
4092 drw02
TQFP (PR32-1, order code: PF)
TOP VIEW
D1
D0
PAF
PAE
GND
REN1
RCLK
REN2
OE
4 3 2 32 31 30
5 1 29
6 28
7 27
8 26
9 25
10 24
11 23
12 22
13 21
14 15 16 17 18 19 20
RS
WEN1
WCLK
WEN2/LD
VCC
Q8
Q7
Q6
Q5
PLCC (J32-1, order code: J)
TOP VIEW
4092 drw02a
PIN DESCRIPTIONS
Symbol
Name
I/O
Description
D0-D8
Data Inputs
I Data inputs for a 9-bit bus.
RS Reset
I When RS is set LOW, internal read and write pointers are set to the first location of the RAM array, FF
and PAF go HIGH, and PAE and EF go LOW. A Reset is required before an initial Write after power-up.
WCLK
Write Clock
I Data is written into the FIFO on a LOW-to-HIGH transition of WCLK when the Write Enable(s) are asserted.
WEN1
Write Enable 1
I If the FIFO is configured to have programmable flags, WEN1 is the only Write Enable pin. When WEN1 is
LOW, data is written into the FIFO on every LOW-to-HIGH transition WCLK. If the FIFO is configured to
have two write enables, WEN1 must be LOW and WEN2 must be HIGH to write data into the FIFO. Data
will not be written into the FIFO if the FF is LOW.
WEN2/LD Write Enable 2/
Load
I The FIFO is configured at Reset to have either two write enables or programmable flags. If WEN2/LD
is HIGH at Reset, this pin operates as a second write enable. If WEN2/LD is LOW at Reset, this pin operates
as a control to load and read the programmable flag offsets. If the FIFO is configured to have two write
enables, WEN1 must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written
into the FIFO if the FF is LOW. If the FIFO is configured to have programmable flags, WEN2/LD is held LOW to
write or read the programmable flag offsets.
Q0-Q8
Data Outputs
O Data outputs for a 9-bit bus.
RCLK
Read Clock
I Data is read from the FIFO on a LOW-to-HIGH transition of RCLK when REN1 and REN2 are asserted.
REN1
Read Enable 1
I When REN1 and REN2 are LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data
will not be read from the FIFO if the EF is LOW.
REN2
OE
Read Enable 2
Output Enable
I When REN1 and REN2 are LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK.
Data will not be read from the FIFO if the EF is CLOOWM.MERCIALANDINDUSTRIAL
I
When
OE
is
LOW,
the
data
output
bus
is
active.
If
OE
is
TEMPERATURERANGES
HIGH, the output data bus will
be
in
a
high-impedance
state.
EF
Empty Flag
O When EF is LOW, the FIFO is empty and further data reads from the output are inhibited. When EF is
HIGH, the FIFO is not empty. EF is synchronized to RCLK.
PAE Programmable O When PAE is LOW, the FIFO is almost-empty based on the offset programmed into the FIFO. The default
Almost-Empty Flag
offset at reset is Empty+7. PAE is synchronized to RCLK.
PAF Programmable O When PAF is LOW, the FIFO is almost-full based on the offset programmed into the FIFO. The default
Almost-Full Flag
offset at reset is Full-7. PAF is synchronized to WCLK.
FF Full Flag
O When FF is LOW, the FIFO is full and further data writes into the input are inhibited. When FF is HIGH, the FIFO
is not full. FF is synchronized to WCLK.
VCC Power
One 3.3V volt power supply pin.
GND Ground
One 0 volt ground pin.
2TEMPERATURE RANGES
FEBRUARY 8, 2006









No Preview Available !

72V221L15PFG Даташит, Описание, Даташиты
wwwI2D.5DT6a7tx2aVS9,2h50e11e2/t74x2UV9.c2,o11m1,0/7224Vx2291, /27,20V4823x1/97,24V,029461/x729Va2n5d1
3.3V CMOS
8,192 x 9
SyncFIFO™
COMMERCIAL AND INDUSTRIAL
TEMPERATURERANGES
ABSOLUTE MAXIMUM RATINGS(1)
RECOMMENDED OPERATING
Symbol
Rating
Com'l & Ind'l Unit CONDITIONS
VTERM(2) Terminal Voltage with
–0.5 to +5
V Symbol
Parameter
Min. Typ. Max. Unit
Respect to GND
VCC Supply Voltage
3.0 3.3 3.6 V
TSTG Storage Temperature
–55 to +125
°C
Commercial/Industrial
IOUT DC Output Current
–50 to +50
mA
NOTE:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of the specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
2. VCC terminal only.
GND
VIH
VIL
TA
Supply Voltage
Input High Voltage
Commercial/Industrial
Input Low Voltage
Commercial/Industrial
Operating Temperature
Commercial
0 00V
2.0 — 5.5 V
-0.5 — 0.8 V
0 — 70 °C
TA
Operating Temperature
-40 — 85 °C
Industrial
DC ELECTRICAL CHARACTERISTICS
(Commercial: VCC = 3.3V ± 0.3V, TA = 0°C to +70°C;Industrial: VCC = 3.3V ± 0.3V, TA = -40°C to +85°C)
Symbol
Parameter
IDT72V201
IDT72V211
IDT72V221
IDT72V231
IDT72V241
IDT72V251
Commercial and Industrial(1)
tCLK = 10, 15, 20 ns
Min. Typ.
ILI(2) Input Leakage Current (Any Input)
–1 —
ILO(3) OutputLeakageCurrent
–10 —
Max.
1
10
Unit
µA
µA
VOH Output Logic “1” Voltage, IOH = –2mA
2.4 —
—V
VOL
ICC1(4,5,6)
ICC2(4,7)
Output Logic “0” Voltage, IOL = 8mA
Active Power Supply Current
Standby Current
— — 0.4 V
——
20 mA
——
5 mA
NOTES:
1. Industrial temperature range product for the 15ns speed grade is available as a standard device. All other speed grades are available by special order.
2. Measurements with 0.4 VIN VCC.
3. OE VIH, 0.4 VOUT VCC.
4. Tested with outputs disabled (IOUT = 0).
5. RCLK and WCLK toggle at 20 MHz and data inputs switch at 10 MHz.
6. Typical ICC1 = 0.17 + 0.48*fS + 0.02*CL*fS (in mA) with VCC = 3.3V, TA = 25°C, fS = WCLK frequency = RCLK frequency (in MHz, using TTL levels), data switching at fS/2,
CL = capacitive load (in pF).
7. All Inputs = VCC - 0.2V or GND + 0.2V, except RCLK and WCLK, which toggle at 20 MHz.
CAPACITANCE (TA = +25°C, f = 1.0MHz)
Symbol
Parameter
Conditions
CIN(2) InputCapacitance
VIN = 0V
COUT(1,2) OutputCapacitance
VOUT = 0V
NOTES:
1. With output deselected (OE VIH).
2. Characterized values, not currently tested.
Max.
10
10
Unit
pF
pF
3
FEBRUARY 8, 2006










Скачать PDF:

[ 72V221L15PFG.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
72V221L15PFGIDT72V221L15PFGIDT
IDT

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск