DataSheet26.com

3D3521 PDF даташит

Спецификация 3D3521 изготовлена ​​​​«Data Delay Devices» и имеет функцию, называемую «MONOLITHIC MANCHESTER ENCODER».

Детали детали

Номер произв 3D3521
Описание MONOLITHIC MANCHESTER ENCODER
Производители Data Delay Devices
логотип Data Delay Devices логотип 

4 Pages
scroll

No Preview Available !

3D3521 Даташит, Описание, Даташиты
www.DataSheet4U.com
MONOLITHIC MANCHESTER
ENCODER
(SERIES 3D3521)
3D3521
ddaeltaay 3
devices, inc.
FEATURES
All-silicon, low-power CMOS
technology
3.3V operation
CMOS compatible inputs and
outputs
Vapor phase, IR and wave
solderable
Auto-insertable (DIP pkg.)
Low ground bounce noise
Maximum data rate: 50 MBaud
PACKAGES
CLK
RESB
DAT
GND
1
2
3
4
8 VDD
7 N/C
6 TXB
5 TX
3D3521M DIP (.300)
3D3521H Gull Wing (.300)
3D3521Z SOIC (.150)
CLK 1 14 VDD
N/C 2 13 N/C
N/C 3 12 N/C
RESB 4 11 N/C
DAT 5 10 N/C
N/C 6 9 TXB
GND 7 8 TX
3D3521 DIP (.300)
3D3521G Gull Wing (.300)
3D3521D SOIC (.150)
For mechanical dimensions, click here.
For package marking details, click here.
FUNCTIONAL DESCRIPTION
PIN DESCRIPTIONS
The 3D3521 is a monolithic CMOS Manchester Encoder. The clock
and data, present at the unit input, are combined into a single bi-phase-
level signal. In this encoding mode, a logic one is represented by a
high-to-low transition within the bit cell, while a logic zero is represented
by a low-to-high transition. The unit operating baud rate (in Mbaud) is
equal to the input clock frequency (in MHZ). All pins marked N/C must
be left unconnected.
DAT
CLK
RESB
TX
TXB
VDD
GND
Data Input
Clock Input
Reset
Signal Output
Inverted Signal Output
+3.3 Volts
Ground
The all-CMOS 3D3521 integrated circuit has been designed as a reliable, economic alternative to hybrid
Manchester Encoders. It is CMOS-compatible and is offered in standard 8-pin and 14-pin auto-insertable
DIPs and space saving surface mount 8-pin and 14-pin SOICs.
Doc #06004
5/8/2006
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1









No Preview Available !

3D3521 Даташит, Описание, Даташиты
3D3521
APPLICATION NOTES
The 3D3521 Manchester Encoder samples the
data input at the rising edge of the input clock.
The sampled data is used in conjunction with the
clock rising and falling edges to generate the by-
phase level Manchester code.
INPUT SIGNAL CHARACTERISTICS
The 3D3521 Manchester Encoder inputs are
CMOS compatible. The user should assure
himself that the 50% (of VDD) threshold is used
when referring to all timing, especially to the input
clock duty cycle.
CLOCK DUTY CYCLE ERRORS
The 3D3521 Manchester Encoder employs the
timing of the clock rising and falling edges (duty
cycle) to implement the required coding scheme.
To reduce the difference between the output data
high time and low time, it is essential that the
deviation of the input clock duty cycle from 50/50
be minimized.
OUTPUT SIGNAL CHARACTERISTICS
The 3D3521 presents at its outputs the true and
the complimented encoded data.
The High-to-Low time skew of the selected data
output should be budgeted by the user, as it
relates to his application, to satisfactorily
estimate the distortion of the transmitted data
stream.
Such an estimate is very useful in determining
the
functionality and margins of the data link, if a
3D3522 Manchester Decoder is used to decode
the received data.
POWER SUPPLY AND
TEMPERATURE CONSIDERATIONS
CMOS integrated circuitry is strongly dependent
on power supply and temperature. The
monolithic 3D3521 Manchester encoder utilizes
novel and innovative compensation circuitry to
minimize timing variations induced by fluctuations
in power supply and/or temperature.
RESET
(RESB)
CLOCK
(CIN)
DATA
(DIN)
tDS
TRANSMIT
(TXB)
TRANSMIT
(TX)
1/fC
1
0
tDH
Power-on reset (Left high for normal operation)
11001
0
T2H T2L
T1H T1L
1011001
Figure 1: Timing Diagram
0
Doc #06004
5/8/2006
DATA DELAY DEVICES, INC.
Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com
2









No Preview Available !

3D3521 Даташит, Описание, Даташиты
3D3521
DEVICE SPECIFICATIONS
TABLE 1: ABSOLUTE MAXIMUM RATINGS
PARAMETER
SYMBOL MIN
MAX UNITS NOTES
DC Supply Voltage
Input Pin Voltage
Input Pin Current
Storage Temperature
Lead Temperature
VDD
VIN
IIN
TSTRG
TLEAD
-0.3 7.0 V
-0.3 VDD+0.3 V
-10 10 mA 25C
-55 150 C
300 C 10 sec
TABLE 2: DC ELECTRICAL CHARACTERISTICS
(-40C to 85C, 3.0V to 3.6V)
PARAMETER
Static Supply Current*
High Level Input Voltage
Low Level Input Voltage
High Level Input Current
Low Level Input Current
High Level Output Current
SYMBOL
IDD
VIH
VIL
IIH
IIL
IOH
Low Level Output Current
IOL
Output Rise & Fall Time
TR & TF
*IDD(Dynamic) = 2 * CLD * VDD * F
where: CLD = Average capacitance load/pin (pf)
F = Input frequency (GHz)
MIN MAX UNITS NOTES
5 mA
2.0 V
1.0 V
1.0 µA VIH = VDD
1.0 µA VIL = 0V
-4.0 mA VDD = 3.0V
VOH = 2.4V
4.0 mA VDD = 3.0V
VOL = 0.4V
2 ns CLD = 5 pf
Input Capacitance = 10 pf typical
Output Load Capacitance (CLD) = 25 pf max
TABLE 3: AC ELECTRICAL CHARACTERISTICS
(-40C to 85C, 3.0V to 3.6V)
PARAMETER
Input Baud Rate
Clock Frequency
Data set-up to clock rising
Data hold from clock rising
TX High-Low time skew
TXB High-Low time skew
TX - TXB High/Low time skew
SYMBOL
fBN
fC
tDS
tDH
t1H - t1L
t2H - t2L
t1H - t2L
MIN
3.5
0
-3.5
-2.0
-3.0
TYP
MAX
50
50
3.5
2.0
3.0
UNITS
MBaud
MHz
ns
ns
ns
ns
ns
Notes: 1: Assumes a 50% duty cycle clock input
NOTES
1
1
1
Doc #06004
5/8/2006
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
3










Скачать PDF:

[ 3D3521.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
3D3521MONOLITHIC MANCHESTER ENCODERData Delay Devices
Data Delay Devices
3D3522MONOLITHIC MANCHESTER ENCODERData Delay Devices
Data Delay Devices
3D3523MONOLITHIC MANCHESTER ENCODER/DECODERData Delay Devices
Data Delay Devices

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск