DataSheet26.com

3D7010 PDF даташит

Спецификация 3D7010 изготовлена ​​​​«Data Delay Devices» и имеет функцию, называемую «MONOLITHIC 10-TAP FIXED DELAY LINE».

Детали детали

Номер произв 3D7010
Описание MONOLITHIC 10-TAP FIXED DELAY LINE
Производители Data Delay Devices
логотип Data Delay Devices логотип 

4 Pages
scroll

No Preview Available !

3D7010 Даташит, Описание, Даташиты
www.DataSheet4U.com
MONOLITHIC 10-TAP
FIXED DELAY LINE
(SERIES 3D7010)
FEATURES
All-silicon, low-power CMOS technology*
TTL/CMOS compatible inputs and outputs
Vapor phase, IR and wave solderable
Auto-insertable (DIP package)
Low ground bounce noise
Leading- and trailing-edge accuracy
Delay range: 8 through 500ns
Delay tolerance: 5% or 2ns
Temperature stability: ±3% typical (0C-70C)
Vdd stability: ±2% typical (4.75V-5.25V)
Minimum input pulse width: 20% of total
delay
3D7010
PACKAGES
IN 1 14 VDD
N/C 2 13 O1
O2 3 12 O3
O4 4 11 O5
O6 5 10 O7
O8 6
9 O9
GND 7
8 O10
3D7010 DIP
3D7010G Gull-Wing
IN
N/C
N/C
O2
O4
O6
O8
GND
1
2
3
4
5
6
7
8
16 VDD
15 N/C
14 O1
13 O3
12 O5
11 O7
10 O9
9 O10
3D7010S
SOL (300 Mil)
For mechanical dimensions, click here.
FUNCTIONAL DESCRIPTION
The 3D7010 10-Tap Delay Line product family consists of fixed-delay
CMOS integrated circuits. Each package contains a single delay line,
tapped and buffered at 10 points spaced uniformly in time. Tap-to-tap
(incremental) delay values can range from 8ns through 50ns. The input
is reproduced at the outputs without inversion, shifted in time as per the
user-specified dash number. The 3D7010 is TTL- and CMOS-
compatible, capable of driving ten 74LS-type loads, and features both
rising- and falling-edge accuracy.
The all-CMOS 3D7010 integrated circuit has been designed as a
reliable, economic alternative to hybrid TTL fixed delay lines. It is
offered in a standard 14-pin auto-insertable DIP and a space saving
surface mount 16-pin SOIC.
PIN DESCRIPTIONS
IN
O1
O2
O3
O4
O5
O6
O7
O8
O9
O10
VDD
GND
Delay Line Input
Tap 1 Output (10%)
Tap 2 Output (20%)
Tap 3 Output (30%)
Tap 4 Output (40%)
Tap 5 Output (50%)
Tap 6 Output (60%)
Tap 7 Output (70%)
Tap 8 Output (80%)
Tap 9 Output (90%)
Tap 10 Output (100%)
+5 Volts
Ground
TABLE 1: PART NUMBER SPECIFICATIONS
PART NUMBER
DIP-14 SOIC-16
3D7010 3D7010S
3D7010G
-80 -80
-90 -90
-100
-100
-150
-150
-200
-200
-250
-250
-300
-300
-400
-400
-500
-500
TOLERANCES
TOTAL TAP-TO-TAP
DELAY
DELAY
(ns) (ns)
80 ± 4.0
8.0 ± 1.5
90 ± 4.5
9.0 ± 1.7
100 ± 5.0
10.0 ± 2.0
150 ± 7.5
15.0 ± 2.0
200 ± 10.0
20.0 ± 2.5
250 ± 12.5
25.0 ± 2.5
300 ± 15.0
30.0 ± 3.0
400 ± 20.0
40.0 ± 4.0
500 ± 25.0
50.0 ± 5.0
Max Operating
Frequency
4.17 MHz
3.70 MHz
3.33 MHz
2.22 MHz
1.67 MHz
1.33 MHz
1.11 MHz
0.83 MHz
0.67 MHz
INPUT RESTRICTIONS
Absolute Max Min Operating
Oper. Freq.
Pulse Width
31.2 MHz
27.8 MHz
25.0 MHz
16.7 MHz
12.5 MHz
10.0 MHz
8.33 MHz
6.25 MHz
5.00 MHz
120.0 ns
135.0 ns
150.0 ns
225.0 ns
300.0 ns
375.0 ns
450.0 ns
600.0 ns
750.0 ns
Absolute Min
Oper. P.W.
16.0 ns
18.0 ns
20.0 ns
30.0 ns
40.0 ns
50.0 ns
60.0 ns
80.0 ns
100.0 ns
NOTE: Any dash number between 80 and 500 not shown is also available.
1996 Data Delay Devices
Doc #96004
12/2/96
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1









No Preview Available !

3D7010 Даташит, Описание, Даташиты
3D7010
APPLICATION NOTES
OPERATIONAL DESCRIPTION
The 3D7010 ten-tap delay line architecture is
shown in Figure 1. The delay line is composed
of a number of delay cells connected in series.
Each delay cell produces at its output a replica of
the signal present at its input, shifted in time.
The delay cells are matched and share the same
compensation signals, which minimizes tap-to-
tap delay deviations over temperature and supply
voltage variations.
INPUT SIGNAL CHARACTERISTICS
The Frequency and/or Pulse Width (high or low)
of operation may adversely impact the specified
delay accuracy of the particular device. The
reasons for the dependency of the output delay
accuracy on the input signal characteristics are
varied and complex. Therefore a Maximum and
an Absolute Maximum operating input
frequency and a Minimum and an Absolute
Minimum operating pulse width have been
specified.
OPERATING FREQUENCY
The Absolute Maximum Operating Frequency
specification, tabulated in Table 1, determines
the highest frequency of the delay line input
signal that can be reproduced, shifted in time at
the device output, with acceptable duty cycle
distortion.
The Maximum Operating Frequency
specification determines the highest frequency of
the delay line input signal for which the output
delay accuracy is guaranteed.
To guarantee the Table 1 delay accuracy for
input frequencies higher than the Maximum
Operating Frequency, the 3D7010 must be
tested at the user operating frequency.
Therefore, to facilitate production and device
identification, the part number will include a
custom reference designator identifying the
intended frequency of operation. The
programmed delay accuracy of the device is
guaranteed, therefore, only at the user specified
input frequency. Small input frequency variation
about the selected frequency will only marginally
impact the programmed delay accuracy, if at all.
Nevertheless, it is strongly recommended that
the engineering staff at DATA DELAY
DEVICES be consulted.
OPERATING PULSE WIDTH
The Absolute Minimum Operating Pulse
Width (high or low) specification, tabulated in
Table 1, determines the smallest Pulse Width of
the delay line input signal that can be
reproduced, shifted in time at the device output,
with acceptable pulse width distortion.
The Minimum Operating Pulse Width (high or
low) specification determines the smallest Pulse
Width of the delay line input signal for which the
output delay accuracy tabulated in Table 1 is
guaranteed.
To guarantee the Table 1 delay accuracy for
input pulse width smaller than the Minimum
Operating Pulse Width, the 3D7010 must be
tested at the user operating pulse width.
Therefore, to facilitate production and device
identification, the part number will include a
IN O1 O2 O3 O4 O5 O6 O7 O8 O9 O10
10%
10%
10%
10%
10%
10%
10%
10%
10%
10%
Temp & VDD
Compensation
VDD
Figure 1: 3D7010 Functional Diagram
GND
Doc #96004
12/2/96
DATA DELAY DEVICES, INC.
Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com
2









No Preview Available !

3D7010 Даташит, Описание, Даташиты
3D7010
APPLICATION NOTES (CONT’D)
custom reference designator identifying the
intended frequency and duty cycle of operation.
The programmed delay accuracy of the device is
guaranteed, therefore, only for the user specified
input characteristics. Small input pulse width
variation about the selected pulse width will only
marginally impact the programmed delay
accuracy, if at all. Nevertheless, it is strongly
recommended that the engineering staff at
DATA DELAY DEVICES be consulted.
POWER SUPPLY AND
TEMPERATURE CONSIDERATIONS
The delay of CMOS integrated circuits is strongly
dependent on power supply and temperature.
The monolithic 3D7010 programmable delay line
utilizes novel and innovative compensation
circuitry to minimize the delay variations induced
by fluctuations in power supply and/or
temperature.
The thermal coefficient is reduced to 600
PPM/C, which is equivalent to a variation , over
the 0C-70C operating range, of ±3% from the
room-temperature delay settings. The power
supply coefficient is reduced, over the 4.75V-
5.25V operating range, to ±2% of the delay
settings at the nominal 5.0VDC power supply. It
is essential that the power supply pin be
adequately bypassed and filtered. In addition,
the power bus should be of as low an
impedance construction as possible. Power
planes are preferred.
DEVICE SPECIFICATIONS
TABLE 2: ABSOLUTE MAXIMUM RATINGS
PARAMETER
SYMBOL MIN
MAX UNITS NOTES
DC Supply Voltage
Input Pin Voltage
Input Pin Current
Storage Temperature
Lead Temperature
VDD
VIN
IIN
TSTRG
TLEAD
-0.3 7.0 V
-0.3 VDD+0.3 V
-1.0 1.0 mA
25C
-55 150 C
300 C 10 sec
TABLE 3: DC ELECTRICAL CHARACTERISTICS
(0C to 70C, 4.75V to 5.25V)
PARAMETER
Static Supply Current*
High Level Input Voltage
Low Level Input Voltage
High Level Input Current
Low Level Input Current
High Level Output Current
Low Level Output Current
Output Rise & Fall Time
SYMBOL
IDD
VIH
VIL
IIH
IIL
IOH
IOL
TR & TF
MIN
2.0
-4.0
4.0
MAX
15
0.8
10
-250
2
UNITS
mA
V
V
µA
µA
mA
mA
ns
NOTES
VIH = VDD
VIL = 0V
VDD = 4.75V
VOH = 2.4V
VDD = 4.75V
VOL = 0.4V
CLD = 5 pf
*IDD(Dynamic) = 10 * CLD * VDD * F
where: CLD = Average capacitance load/tap (pf)
F = Input frequency (GHz)
Input Capacitance = 10 pf typical
Output Load Capacitance (CLD) = 25 pf max
Doc #96004
12/2/96
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
3










Скачать PDF:

[ 3D7010.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
3D7010MONOLITHIC 10-TAP FIXED DELAY LINEData Delay Devices
Data Delay Devices
3D7010GMONOLITHIC 10-TAP FIXED DELAY LINEData Delay Devices
Data Delay Devices
3D7010SMONOLITHIC 10-TAP FIXED DELAY LINEData Delay Devices
Data Delay Devices

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск