DataSheet26.com

SY87813L PDF даташит

Спецификация SY87813L изготовлена ​​​​«Micrel Semiconductor» и имеет функцию, называемую «AnyRate Clock and Data Recovery».

Детали детали

Номер произв SY87813L
Описание AnyRate Clock and Data Recovery
Производители Micrel Semiconductor
логотип Micrel Semiconductor логотип 

15 Pages
scroll

No Preview Available !

SY87813L Даташит, Описание, Даташиты
SY87813L
3.3V, 28Mbps to 1.3Gbps AnyRate®
Clock and Data Recovery
General Description
The SY87813L is a complete clock recovery and data
retiming integrated circuit for data rates from 28Mbps up
to 1.3Gbps NRZ. The device is ideally suited for
SONET/SDH/ATM and Fibre Channel applications and
other high-speed data transmission systems.
Clock recovery and data retiming is performed by
synchronizing the on-chip VCO directly to the incoming
data stream. The VCO center frequency is controlled by
the reference clock frequency and the selected divide
ratio. On-chip clock generation is performed through the
use of a frequency multiplier PLL with a byte rate source
as reference.
The SY87813L also includes a link fault detection circuit.
Datasheets and support documentation can be found on
Micrel’s web site at: www.micrel.com.
Features
AnyRate®
3.3V power supply
SONET/SDH/ATM compatible
Clock and data recovery from 28Mbps up to 1.3Gbps
NRZ data stream; clock generation from 28MHz to
1.3GHz
Two on-chip PLLs: one for clock generation and
another for clock recovery
Selectable reference frequencies
Differential PECL high-speed serial I/O
Line receiver input: no external buffering needed
Link fault indication
100K ECL-compatible I/O
www.DataSheet4U.comIndustrial temperature range (–40°C to +85°C)
Available in 32-pin EPAD-TQFP
Applications
SONET/SDH/ATM OC-1 and OC-3, OC-12, OC-24
Fibre Channel, ESCON, SMPTE 259
Gigabit Ethernet/Fast Ethernet
Proprietary architecture up to 1.3Gbps
CEPT E-3/E-4/E-5
Markets
Telecom/Datacom
Fiber optics
Storage networks
AnyRate is a registered trademark of Micrel, Inc.
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com
November 2006
M9999-112806-B
[email protected] or (408) 955-1690









No Preview Available !

SY87813L Даташит, Описание, Даташиты
Micrel, Inc.
Ordering Information(1)
Part Number
SY87813LHG
SY87813LHGTR(2)
Package
Type
H32-1
H32-1
Operating
Range
Industrial
Industrial
Package
Marking
SY87813LHG with
Pb-Free bar-line indicator
SY87813LHG with
Pb-Free bar-line indicator
Notes:
1. Contact factory for die availability. Dice are guaranteed at TA = 25°C, DC Electricals only.
2. Tape and Reel.
Pin Configuration
SY87813L
Lead
Finish
NiPdAu
Pb-Free
NiPdAu
Pb-Free
32-Pin EPAD-TQFP (H32-1)
November 2006
2 M9999-112806-B
[email protected] or (408) 955-1690









No Preview Available !

SY87813L Даташит, Описание, Даташиты
Micrel, Inc.
SY87813L
Pin Description
Pin Number
1
2
3
4
6
7
5
28
29
26
8
9
10
11
12, 13
15
14
16
18
17
19, 22
21
20
24
23
32
25
Pin Name
REFCLKSEL
RDINP,
RDINN
FREQSEL1
FREQSEL2
FREQSEL3
REFCLK,
REFCLKP,
REFCLKN
CD
NC
PLLSP
PLLSN
GNDA
GND
PLLRP
PLLRN
TCLKSEL
TCLKP,
TCLKN
VCCO
RCLKP,
RCLKN
RDOUTP
RDOUTN
DIVSEL1
DIVSEL2
Pin Name
REFCLK Select (TTL Input). This input selects the single-ended TTL REFCLK input or the
differential PECL REFCLKP/REFCLKN inputs. REFCLKSEL = HIGH selects PECL inputs.
Serial Data Input. Differential PECL: These built-in line receiver inputs are connected to the
differential receive serial data stream. An internal receive PLL recovers the embedded clock
(RCLK) and data (RDOUT) information. The incoming data rate can be within one of eight
frequency ranges depending upon the state of the FREQSEL pins. See “Frequency
Selection” Table.
Frequency Select. TTL Inputs: These inputs select the output clock frequency range as
shown in the “Frequency Selection” Table.
Reference Clock. (Input): These inputs are used as the reference for the internal frequency
synthesizer and the “training” frequency for the receiver PLL to keep it centered in the
absence of data coming in on the RDIN inputs. REFCLK is single-ended TTL and REFCLKP
and REFCLKN are differential PECL inputs selected by the REFCLKSEL pin
Carrier Detect. PECL Input: This input controls the recovery function of the Receive PLL and
can be driven by the carrier detect output of optical modules or from external transition
detection circuitry. When this input is HIGH, the input data stream (RDIN) is recovered
normally by the Receive PLL. When this input is LOW the data on the inputs RDIN will be
internally forced to a constant LOW, the data outputs RDOUT will remain LOW, the Link Fault
Indicator output LFIN forced LOW and the clock recovery PLL forced to lock onto the clock
frequency generated from REFCLK.
No connect.
Clock Synthesis PLL Loop Filter: External loop filter pins for the clock synthesis PLL.
Analog Ground.
Ground. Ground pin and exposed pad must be connected to the same ground plane.
Clock Recovery PLL Loop Filter. External loop filter pins for the receiver PLL.
Clock Select. TTL Input: This input is used to select either the recovered clock of the receiver
PLL (TCLKSEL = HIGH) or the clock of the frequency synthesizer (TCLKSEL = LOW) to the
TCLK outputs.
Clock Output (Differential PECL): The PECL 100k outputs represent either the recovered
clock (TCLKSEL = HIGH) used to sample the recovered data (RDOUT) or the transmit clock
of the frequency synthesizer (TCLKSEL = LOW). These outputs must be terminated with 50
to VCC-2V or equivalent. This applies even if these outputs are not used.
Output Supply
as possible.(1)
Voltage.
Bypass
with
0.1µF//0.01µF
low
ESR
capacitors
as
close
to
VCC
pins
Clock Output (Differential PECL): These PECL 100k outputs represent the recovered clock
used to sample the recovered data (RDOUT).
Receive Data Output (Differential PECL): These PECL 100k outputs represent the recovered
data from the input data stream (RDIN). This recovered data is specified against the rising
edge of RCLK. These outputs must be terminated with 50to VCC-2V or equivalent. This
applies even if these outputs are not used.
Divider Select. TTL Inputs: These inputs select the ratio between the output clock frequency
(RCLK/TCLK) and the REFCLK input frequency as shown in the “Reference Frequency
Selection” Table.
Note:
1. VCC, VCCA, VCCO must be the same value.
November 2006
3 M9999-112806-B
[email protected] or (408) 955-1690










Скачать PDF:

[ SY87813L.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
SY87813LAnyRate Clock and Data RecoveryMicrel Semiconductor
Micrel Semiconductor

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск