|
|
PDF MAX5513EUA Data sheet ( Hoja de datos )
| Número de pieza | MAX5513EUA | |
| Descripción | Dual / Ultra-Low-Power / 8-Bit / Voltage-Output DACs | |
| Fabricantes | Maxim Integrated | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de MAX5513EUA (archivo pdf) en la parte inferior de esta página. Total 23 Páginas | ||
|
No Preview Available !
19-3066; Rev 0; 1/04
Dual, Ultra-Low-Power,
8-Bit, Voltage-Output DACs
General Description
The MAX5512–MAX5515 are dual, 8-bit, ultra-low-
power, voltage-output, digital-to-analog converters
(DACs) offering Rail-to-Rail® buffered voltage outputs.
The DACs operate from a 1.8V to 5.5V supply and con-
sume less than 5µA, making the devices suitable for
low-power and low-voltage applications. A shutdown
mode reduces overall current, including the reference
input current, to just 0.18µA. The MAX5512–MAX5515
use a 3-wire serial interface that is compatible with
SPI™, QSPI™, and MICROWIRE™.
Upon power-up, the MAX5512–MAX5515 outputs are
driven to zero scale, providing additional safety for
applications that drive valves or for other transducers
that need to be off during power-up. The zero-scale
outputs enable glitch-free power-up.
The MAX5512 accepts an external reference input and
provides unity-gain outputs. The MAX5513 contains a
precision internal reference and provides a buffered
external reference output with unity-gain DAC outputs.
The MAX5514 accepts an external reference input and
provides force-sense outputs. The MAX5515 contains a
precision internal reference and provides a buffered
external reference output with force-sense DAC outputs.
The MAX5514/MAX5515 are available in a 4mm x 4mm
x 0.8mm, 12-pin, thin QFN package. The MAX5512/
MAX5513 are available in an 8-pin µMAX package. All
devices are guaranteed over the extended -40°C to
+85°C temperature range.
For 10-bit compatible devices, refer to the MAX5522–
MAX5525 data sheet. For 12-bit compatible devices,
refer to the MAX5532–MAX5535 data sheet.
Applications
Portable Battery-Powered Devices
Instrumentation
Automatic Trimming and Calibration in Factory
or Field
Programmable Voltage and Current Sources
Industrial Process Control and Remote
Industrial Devices
Remote Data Conversion and Monitoring
Chemical Sensor Cell Bias for Gas Monitors
Programmable LCD Bias
Rail-to-Rail is a registered trademark of Nippon Motorola, Inc.
SPI and QSPI are trademarks of Motorola, Inc.
MICROWIRE is a trademark of National Semiconductor Corp.
Features
♦ Ultra-Low 5µA Supply Current
♦ Shutdown Mode Reduces Supply Current to
0.18µA (max)
♦ Single +1.8V to +5.5V Supply
♦ Small 4mm x 4mm x 0.8mm Thin QFN Package
♦ Internal Reference Sources 8mA of Current
(MAX5513/MAX5515)
♦ Flexible Force-Sense-Configured Rail-to-Rail
Output Buffers
♦ Fast 16MHz, 3-Wire, SPI-/QSPI-/MICROWIRE-
Compatible Serial Interface
♦ TTL- and CMOS-Compatible Digital Inputs with
Hysteresis
♦ Glitch-Free Outputs During Power-Up
Ordering Information
PART
TEMP RANGE PIN-PACKAGE
MAX5512EUA -40°C to +85°C 8 µMAX
MAX5513EUA -40°C to +85°C 8 µMAX
MAX5514ETC
-40°C to +85°C 12 Thin QFN-EP*
MAX5515ETC
-40°C to +85°C 12 Thin QFN-EP*
* EP = Exposed paddle (internally connected to GND).
Selector Guide
PART
MAX5512EUA
MAX5513EUA
MAX5514ETC
MAX5515ETC
OUTPUTS
Unity gain
Unity gain
Force sense
Force sense
REFERENCE
External
Internal
External
Internal
TOP MARK
—
—
AACI
AACJ
Pin Configurations
TOP VIEW
CS 1
SCLK 2
DIN 3
REFIN(MAX5512) 4
REFOUT(MAX5513)
MAX5512
MAX5513
µMAX
8 OUTA
7 GND
6 VDD
5 OUTB
Pin Configurations continued at end of data sheet.
________________________________________________________________ Maxim Integrated Products 1
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
1 page  
Dual, Ultra-Low-Power,
8-Bit, Voltage-Output DACs
TIMING CHARACTERISTICS
(VDD = +4.5V to +5.5V, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)
PARAMETER
SYMBOL
TIMING CHARACTERISTICS (VDD = 4.5V to 5.5V )
Serial Clock Frequency
DIN to SCLK Rise Setup Time
fSCLK
tDS
DIN to SCLK Rise Hold Time
SCLK Pulse-Width High
tDH
tCH
SCLK Pulse-Width Low
CS Pulse-Width High
SCLK Rise to CS Rise Hold Time
CS Fall to SCLK Rise Setup Time
SCLK Fall to CS Fall Setup
CS Rise to SCK Rise Hold Time
tCL
tCSW
tCSH
tCSS
tCSO
tCS1
CONDITIONS
MIN TYP
0
15
0
24
24
100
0
20
0
20
MAX
16.7
UNITS
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
TIMING CHARACTERISTICS
(VDD = +1.8V to +5.5V, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)
PARAMETER
SYMBOL
TIMING CHARACTERISTICS (VDD = 1.8V to 5.5V )
Serial Clock Frequency
DIN to SCLK Rise Setup Time
fSCLK
tDS
DIN to SCLK Rise Hold Time
tDH
SCLK Pulse-Width High
tCH
SCLK Pulse-Width Low
CS Pulse-Width High
SCLK Rise to CS Rise Hold Time
CS Fall to SCLK Rise Setup Time
SCLK Fall to CS Fall Setup
CS Rise to SCK Rise Hold Time
tCL
tCSW
tCSH
tCSS
tCSO
tCS1
CONDITIONS
MIN TYP MAX UNITS
0 10 MHz
24 ns
0 ns
40 ns
40 ns
150 ns
0 ns
30 ns
0 ns
30 ns
Note 1: Linearity is tested within codes 6 to 255.
Note 2: Offset is tested at code 6.
Note 3: Gain is tested at code 255. For the MAX5514/MAX5515, FB_ is connected to its respective OUT_.
Note 4: Guaranteed by design. Not production tested.
Note 5: VDD must be a minimum of 1.8V.
Note 6: Outputs can be shorted to VDD or GND indefinitely, provided that package power dissipation is not exceeded.
Note 7: Optimal noise performance is at 2nF load capacitance.
Note 8: Thermal hysteresis is defined as the change in the initial +25°C output voltage after cycling the device from TMAX to TMIN.
Note 9: All digital inputs at VDD or GND.
Note 10: Load = 10kΩ in parallel with 100pF, VDD = 5V, VREF = 4.096V (MAX5512/MAX5514) or VREF = 3.9V (MAX5513/MAX5515).
_______________________________________________________________________________________ 5
5 Page 
Dual, Ultra-Low-Power,
8-Bit, Voltage-Output DACs
Pin Description
MAX5512
1
2
3
4
—
—
—
5
6
7
8
—
—
PIN
MAX5513 MAX5514
11
22
33
—4
4—
— 5, 11
—6
57
68
79
8 10
— 12
— EP
MAX5515
1
2
3
—
4
5, 11
6
7
8
9
10
12
EP
NAME
FUNCTION
CS
SCLK
DIN
REFIN
REFOUT
N.C.
FBB
OUTB
VDD
GND
OUTA
FBA
Exposed Paddle
Active-Low Digital Chip-Select Input
Serial-Interface Clock Input
Serial-Interface Data Input
Reference Input
Reference Output
No Connection. Leave N.C. inputs unconnected
(floating) or connected to GND.
Channel B Feedback Input
Channel B Analog Voltage Output
Power Input. Connect VDD to a 1.8V to 5.5V power
supply. Bypass VDD to GND with a 0.1µF capacitor.
Ground
Channel A Analog Voltage Output
Channel A Feedback Input
Exposed Paddle. Connect EP to GND.
Functional Diagrams
SCLK
DIN
CS
POWER-
DOWN
CONTROL
CONTROL
LOGIC
AND
SHIFT
REGISTER
VDD REFIN
MAX5512
INPUT
REGISTER
DAC
REGISTER
8-BIT DAC
INPUT
REGISTER
DAC
REGISTER
8-BIT DAC
OUTA
OUTB
GND
______________________________________________________________________________________ 11
11 Page | ||
| Páginas | Total 23 Páginas | |
| PDF Descargar | [ Datasheet MAX5513EUA.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| MAX5513EUA | Dual / Ultra-Low-Power / 8-Bit / Voltage-Output DACs | Maxim Integrated |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |