DataSheet26.com

5270 PDF даташит

Спецификация 5270 изготовлена ​​​​«Aeroflex Circuit Technology» и имеет функцию, называемую «ACT5270 64-Bit Superscaler Microprocessor».

Детали детали

Номер произв 5270
Описание ACT5270 64-Bit Superscaler Microprocessor
Производители Aeroflex Circuit Technology
логотип Aeroflex Circuit Technology логотип 

5 Pages
scroll

No Preview Available !

5270 Даташит, Описание, Даташиты
ACT5270
64-Bit Superscaler Microprocessor
Features
s Full militarized QED RM5270 microprocessor
s Dual Issue superscalar microprocessor - can issue one
integer and one floating-point instruction per cycle
q 133, 150, 200 MHz operating frequencies – Consult Factory for
latest speeds
q 260 Dhrystone2.1 MIPS
q SPECInt95 5.0, SPECfp95 5.3
s High performance system interface compatible with RM5260,
R4600, R4700 and R5000
q 64-bit multiplexed system address/data bus for optimum price/
performance with up to 100 MHz operating frequency
q High performance write protocols maximize uncached write
bandwidth
q Supports clock divisors (2, 3, 4, 5, 6, 7, 8)
q 5V compatible I/O’s
q IEEE 1149.1 JTAG boundary scan
s Integrated on-chip caches
q 16KB instruction - 2 way set associative
q 16KB data - 2 way set associative
q Virtually indexed, physically tagged
q Write-back and write-through on per page basis
q Pipeline restart on first double for data cache misses
s Integrated memory management unit
q Fully associative joint TLB (shared by I and D translations)
q 48 dual entries map 96 pages
q Variable page size (4KB to 16MB in 4x increments)
s Integrated secondary cache controller (R5000 compatible)
q Supports 512K or 2MByte block write-through secondary
s High-performance floating point unit
q Single cycle repeat rate for common single precision operations
and some double precision operations
q Two cycle repeat rate for double precision multiply and double
precision combined multiply-add operations
q Single cycle repeat rate for single precision combined multiply-
add operation
s MIPS IV instruction set
q Floating point multiply-add instruction increases performance in
signal processing and graphics applications
q Conditional moves to reduce branch frequency
q Index address modes (register + register)
s Embedded application enhancements
q Specialized DSP integer Multiply-Accumulate instruction and 3
operand multiply instruction
q I and D cache locking by set
q Optional dedicated exception vector for interrupts
s Fully static CMOS design with power down logic
q Standby reduced power mode with WAIT instruction
q 6 Watts typical at 3.3V 200 MHz
s 208-lead CQFP, cavity-up package (F17)
s 208-lead CQFP, inverted footprint (F24), Intended to duplicate
the commercial QED footprint
s 179-pin PGA package (Future Product) (P10)
BLOCK DIAGRAM
Preliminary
eroflex Circuit Technology – RISC TurboEngines For The Future © SCD5270 REV 1 12/22/98









No Preview Available !

5270 Даташит, Описание, Даташиты
DESCRIPTION
The ACT5270 is a highly integrated superscalar
microprocessor that implements a superset of the
MIPS IV Instruction Set Architecture(ISA). It has a
high performance 64-bit integer unit, a high
throughput, fully pipelined 64-bit floating point unit,
an operating system friendly memory management
unit with a 48-entry fully associative TLB, a 16
KByte 2-way set associative instruction cache, a 16
KByte 2-way set associative data cache, and a
high-performance 64-bit system interface with
support for an optional external secondary cache.
The ACT5270 can issue both an integer and a
floating point instruction in the same cycle.
The ACT5270 is ideally suited for high-end
emb edded control applications such as
internetworking, high performance image
manipulation, high speed printing, and 3-D
visualization.The ACT5270 is also applicable to the
low end workstation market where its balanced
integer and floating-point performance and direct
support for a large secondary cache (up to 2MB)
provide outstanding price/performance
HARDWARE OVERVIEW
The ACT5270 offers a high-level of integration
targeted at high-performance embedded
applications. The key elements of the ACT5270 are
briefly described below.
Superscalar Dispatch
The ACT5270 has an efficient asymmetric
superscalar dispatch unit which allows it to issue an
integer instruction and a floating-point computation
instruction simultaneously. With respect to
superscalar issue, integer instructions include alu,
branch, load/store, and floating-point load/ store,
while floating-point computation instructions
include floating-point add, subtract, combined
multiply-add, converts, etc. In combination with its
high throughput fully pipelined floating-point
execution unit, the superscalar capability of the
ACT5270 provides unparalleled price/performance
in computationally intensive embedded
applications.
CPU Registers
Like all MIPS ISA processors, the ACT5270 CPU
has a simple, clean user visible state consisting of
32 general purpose registers, two special purpose
registers for integer multiplication and division, a
program counter, and no condition code bits.
Pipeline
For integer operations, loads, stores, and other
non-floating-point operations, the ACT5270 uses
the simple 5-stage pipeline also found in the
ACT52xx family, R4600, R4700, and R5000. In
addition to this standard pipeline, the ACT5270
uses an extended seven stage pipeline for
floating-point operations. Like the R5000, the
ACT5270 does virtual to physical translation in
parallel with cache access.
Integer Unit
As part of the ACT52xx family, the ACT5270
implements the MIPS IV Instruction Set
Architecture, and is therefore fully upward
compatible with applications that run on processors
implementing the earlier generation MIPS I-III
instruction sets. Additionally, the ACT5270 includes
two implementation specific instructions not found
in the baseline MIPS IV ISA but that are useful in
the embedded market place. Described in detail in
the QED RM5270 datasheet, these instructions are
integer multiply-accumulate and 3-operand integer
multiply.
The ACT5270 integer unit includes thirty-two
general purpose 64-bit registers, a load/store
architecture with single cycle ALU operations (add,
sub, logical, shift) and an autonomous multiply/
divide unit. Additional register resources include:
the HI/LO result registers for the two-operand
integer multiply/divide operations, and the program
counter(PC).
Register File
The ACT5270 has thirty-two general purpose
registers with register location 0 hard wired to zero.
These registers are used for scalar integer
operations and address calculation. The register
file has two read ports and one write port and is fully
bypassed to minimize operation latency in the
pipeline.
ALU
The ACT5270 ALU consists of the integer adder/
subtractor, the logic unit, and the shifter. The adder
performs address calculations in addition to
arithmetic operations, the logic unit performs all
logical and zero shift data moves, and the shifter
performs shifts and store alignment operations.
Each of these units is optimized to perform all
operations in a single processor cycle.
For additional Detail Information regarding the
operation of the Quantum Effect Design (QED)
RISCMarkACT5270, 64-Bit Superscalar
Microprocessor see the latest QED datasheet
(Revision 1.1 July 1998).
Aeroflex Circuit Technology
2 SCD5270 REV 1 12/22/98 Plainview NY (516) 694-6700









No Preview Available !

5270 Даташит, Описание, Даташиты
Package Information – "F17" – CQFP 208 Leads
1.131 (28.727) SQ
1.109 (28.169) SQ
53
52
104
105
1.009 (25.63)
.9998 (25.37)
51 Spaces at .0197
(51 Spaces at .50)
1
Pin 1 Chamfer
208
Detail "A"
.960 (24.384) SQ
REF
.010R MIN
.010R MIN
.015 (.381)
.009 (.229)
0°±5°
.130 (3.302)
MAX
.100 (2.540)
.080 (2.032)
.035 (.889)
.025 (.635)
.009 (.253)
.007 (.178)
Detail "A"
156
157
.055 (1.397)
REF
.115 (2.921)
MAX
1.331 (33.807)
1.269 (32.233)
.055 (1.397)
.045 (1.143)
Units: Inches (Millimeters)
Note: Pin rotation is opposite of QEDs PQUAD due to cavity-up construction.
Future Package – "P10" – PGA 179 Pins (Advanced)
Bottom View
Side View
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18
V
U
T
R
P
N
M
L
K
J
H
G
F
E
D
C
B
A
Aeroflex Circuit Technology
1.700
BSC
1.840
1.880
1.700 1.840
BSC 1.880
3
.100
BSC
.018
.050
.221
MAX
SCD5270 REV 1 12/22/98 Plainview NY (516) 694-6700










Скачать PDF:

[ 5270.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
5270ACT5270 64-Bit Superscaler MicroprocessorAeroflex Circuit Technology
Aeroflex Circuit Technology
5270Silicon NPN triple diffusion mesa type(For horizontal deflection output)Panasonic Semiconductor
Panasonic Semiconductor
52705CCommon Mode ChokesmuRata
muRata
5275COMPLEMENTARY OUTPUT POWER HALL LATCHAllegro MicroSystems
Allegro MicroSystems

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск