10020EV8-4F PDF даташит
Спецификация 10020EV8-4F изготовлена «NXP Semiconductors» и имеет функцию, называемую «ECL programmable array logic». |
|
Детали детали
Номер произв | 10020EV8-4F |
Описание | ECL programmable array logic |
Производители | NXP Semiconductors |
логотип |
17 Pages
No Preview Available ! |
Philips Semiconductors Programmable Logic Devices
ECL programmable array logic
Product specification
10H20EV8/10020EV8
DESCRIPTION
The 10H20EV8/10020EV8 is an ultra
high-speed universal ECL PAL® device.
Combining versatile output macrocells with a
standard AND/OR single programmable
array, this device is ideal in implementing a
user’s custom logic. The use of Philips
Semiconductors state-of-the-art bipolar oxide
isolation process enables the
10H20EV8/10020EV8 to achieve optimum
speed in any design. The SNAP design
software package from Philips
Semiconductors simplifies design entry
based upon Boolean or state equations.
The 10H20EV8/10020EV8 is a two-level logic
element comprised of 11 fixed inputs, an
input pin that can either be used as a clock or
12th input, 90 AND gates, and 8 Output Logic
Macrocells. Each Output Macrocell can be
individually configured as a dedicated input,
dedicated output with polarity control, a
bidirectional I/O, or as a registered output
that has both output polarity control and
feedback to the AND array. This gives the
part the capability of having up to 20 inputs
and eight outputs.
The 10H20EV8/10020EV8 has a variable
number of product terms that can be OR’d
per output. Four of the outputs have 12 AND
terms available and the other four have 8
terms per output. This allows the designer the
extra flexibility to implement those functions
that he couldn’t in a standard PAL device.
Asynchronous Preset and Reset product
terms are also included for system design
ease. Each output has a separate output
enable product term. Another feature added
for the system designer is a power-up Reset
on all registered outputs.
The 10H20EV8/10020EV8 also features the
ability to Preload the registers to any desired
state during testing. The Preload is not
affected by the pattern within the device, so
can be performed at any step in the testing
sequence. This permits full logical verification
even after the device has been patterned.
FEATURES
• Ultra high speed ECL device
– tPD = 4.5ns (max)
– tIS = 2.6ns (max)
– tCKO = 2.3ns (max)
– fMAX = 208MHz
• Universal ECL Programmable Array Logic
– 8 user programmable output macrocells
– Up to 20 inputs and 8 outputs
– Individual user programmable output
polarity
• Variable product term distribution allows
increased design capability
• Asynchronous Preset and Reset capability
• 10KH and 100K options
• Power-up Reset and Preload function to
enhance state machine design and testing
• Design support provided via SNAP and
other CAD tools
• Security fuse for preventing design
duplication
• Available in 24-Pin 300mil-wide DIP and
28-Pin PLCC.
PIN CONFIGURATIONS
F Package
I1 1
I2 2
CLK/I12 3
F1 4
F2 5
VCO1 6
F3 7
F4 8
I3 9
I4 10
I5 11
VEE 12
F = Ceramic DIP (300mil-wide)
24 VCC
23 I11
22 I10
21 F8
20 F7
19 VCO2
18 F6
17 F5
16 I9
15 I8
14 I7
13 I6
A Package
CLK/I12 I2 I1 NC VCC I11 I10
4 3 2 1 28 27 26
F1 5
F2 6
VCO1 7
NC 8
25 F8
24 F7
23 VCO2
22 NC
F3 9
21 F6
F4 10
20 F5
I3 11
19 I9
12 13 14 15 16 17 18
I4 I5 VEE NC I6 I7 I8
A = Plastic Leaded Chip Carrier
ORDERING INFORMATION
DESCRIPTION
24-Pin Ceramic Dual In-Line (300mil-wide)
28-Pin Plastic Leaded Chip Carrier
ORDER CODE
10H20EV8–4F
10020EV8–4F
10H20EV8–4A
10020EV8–4A
DRAWING NUMBER
0586B
0401F
®PAL is a registered trademark of Monolithic Memories, Inc., a wholly owned subsidiary of Advanced Micro Devices, Inc.
October 22, 1993
113
853–1423 11164
No Preview Available ! |
Philips Semiconductors Programmable Logic Devices
ECL programmable array logic
LOGIC DIAGRAM
INPUT LINES
3
0 4 8 12 16 20 24 28 32 36
D
0
7
D
0
7
1
D
0
11
2
D
0
11
9
D
0
11
10
D
0
11
11
D
0
7
13
D
0
7
14
15
16
NOTES:
1. All unprogrammed or virgin “AND” gate locations are pulled to logic “0”
2. Programmable connections
3. Pinout for F Package
October 22, 1993
114
Product specification
10H20EV8/10020EV8
OUTPUT
LOGIC
MACRO
CELL
OUTPUT
LOGIC
MACRO
CELL
OUTPUT
LOGIC
MACRO
CELL
4
21
5
OUTPUT
LOGIC
MACRO
CELL
20
OUTPUT
LOGIC
MACRO
CELL
7
OUTPUT
LOGIC
MACRO
CELL
18
OUTPUT
LOGIC
MACRO
CELL
8
OUTPUT
LOGIC
MACRO
CELL
17
23
22
ASYNCHRONOUS RESET
ASYNCHRONOUS PRESET
No Preview Available ! |
Philips Semiconductors Programmable Logic Devices
ECL programmable array logic
Product specification
10H20EV8/10020EV8
FUNCTIONAL DIAGRAM
CLK/I
1
12 12
I
11
PROGRAMMABLE AND ARRAY
(90 × 40)
888
8
12
12
RESET OUTPUT
LOGIC
MACROCELL
OUTPUT
LOGIC
MACROCELL
OUTPUT
LOGIC
MACROCELL
OUTPUT
LOGIC
MACROCELL
OUTPUT
LOGIC
MACROCELL
OUTPUT
LOGIC
MACROCELL
OUTPUT
LOGIC
MACROCELL
OUTPUT
LOGIC
MACROCELL
PRESET
FFFFFFFF
FUNCTIONAL DESCRIPTION
The 10H20EV8/10020EV8 is an ultra
high-speed universal ECL PAL-type device.
Combining versatile Output Macrocells with a
standard AND/OR single programmable
array, this device is ideal in implementing a
user’s custom logic.
As can be seen in the Logic Diagram, the
device is a two-level logic element with a
programmable AND array. The 20EV8 can
have up to 20 inputs and 8 outputs. Each
output has a versatile Macrocell whereby the
output can either be configured as a
dedicated input, a dedicated combinatorial
output with polarity control, a bidirectional I/O,
or as a registered output that has both output
polarity control and feedback into the AND
array.
The device also features 90 product terms.
Two of the product terms can be used for a
global asynchronous preset and/or reset.
Eight of the product terms can be used for
individual output enable control of each
Macrocell. The other 80 product terms are
distributed among the outputs. Four of the
outputs have eight product terms, while the
other four have 12. This arrangement allows
the utmost in flexibility when implementing
user patterns.
AP
DQ
CLK
Q
AR
VCC
FEEDBACK
MUX
S1
OUTPUT
SELECT
MUX
S1 S0
VCC
Fn
Figure 1. Output Logic Macrocell
Output Logic Macrocell
The 10H20EV8/10020EV8 incorporates an
extremely versatile Output Logic Macrocell
that allows the user complete flexibility when
configuring outputs.
As seen in Figure 1, the 10H20EV8/
10020EV8 Output Logic Macrocell consists of
an edge-triggered D-type flip-flop, an output
select MUX, and a feedback select MUX.
Fuses S0 and S1 allow the user to select
between the various cells. S1 controls
whether the output will be either registered
with internal feedback or combinatorial I/O.
S0 controls the polarity of the output (Active-
HIGH or Active-LOW). This allows the user to
achieve the following configurations:
Registered Active-HIGH output, Registered
Active-LOW output, Combinatorial Active-
HIGH output, and Combinatorial Active-LOW
output. With the output enable product term,
this list can be extended by adding the
configurations of a Combinatorial I/O with
Polarity or another input.
October 22, 1993
115
Скачать PDF:
[ 10020EV8-4F.PDF Даташит ]
Номер в каталоге | Описание | Производители |
10020EV8-4A | ECL programmable array logic | NXP Semiconductors |
10020EV8-4F | ECL programmable array logic | NXP Semiconductors |
Номер в каталоге | Описание | Производители |
TL431 | 100 мА, регулируемый прецизионный шунтирующий регулятор |
Unisonic Technologies |
IRF840 | 8 А, 500 В, N-канальный МОП-транзистор |
Vishay |
LM317 | Линейный стабилизатор напряжения, 1,5 А |
STMicroelectronics |
DataSheet26.com | 2020 | Контакты | Поиск |