DataSheet26.com

AN1034 PDF даташит

Спецификация AN1034 изготовлена ​​​​«Intersil Corporation» и имеет функцию, называемую «Analog Switch and Multiplexer Applications».

Детали детали

Номер произв AN1034
Описание Analog Switch and Multiplexer Applications
Производители Intersil Corporation
логотип Intersil Corporation логотип 

5 Pages
scroll

No Preview Available !

AN1034 Даташит, Описание, Даташиты
AN101
An Introduction to FETs
Introduction
The basic principle of the field-effect transistor (FET) has
been known since J. E. Lilienfeld’s patent of 1925. The
theoretical description of a FET made by Shockley in
1952 paved the way for development of a classic electron-
ic device which provides the designer the means to ac-
complish nearly every circuit function. At one time, the
field-effect transistor was known as a “unipolar” transis-
tor. The term refers to the fact that current is transported
by carriers of one polarity (majority), whereas in the con-
ventional bipolar transistor carriers of both polarities
(majority and minority) are involved.
This Application Note provides an insight into the nature of
the FET, and touches briefly on its basic characteristics, ter-
minology, parameters, and typical applications.
The following list of FET applications indicates the ver-
satility of the FET family:
Amplifiers
S Small Signal
S Low Distortion
S High Gain
S Low Noise
S Selectivity
S DC
Switches
S Chopper-Type
S Analog Gate
S Communicator
Protection Diodes
S Low-leakage
S High-Frequency
Current Limiters
Voltage-Controlled Resistors
Mixers
Oscillators
The family tree of FET devices (Figure 1) may be divided
into two main branches, Junction FETs (JFETs) and Insu-
lated Gate FETs (or MOSFETs, metal-oxide- semicon-
ductor field-effect transistors). Junction FETs are in-
herently depletion-mode devices, and are available in
both n- and p-channel configurations. MOSFETs are
available in both enhancement and depletion modes, and
also exist as both n- and p-channel devices. The two main
FET groups depend on different phenomena for their op-
eration, and will be discussed separately.
Junction FETs
In its most elementary form, this transistor consists of a
piece of high-resistivity semiconductor material (usually
silicon) which constitutes a channel for the majority carri-
er flow. The magnitude of this current is controlled by a
voltage applied to a gate, which is a reverse-biased pn
junction formed along the channel. Implicit in this de-
scription is the fundamental difference between JFET and
bipolar devices: when the JFET junction is reverse-biased
the gate current is practically zero, whereas the base cur-
rent of the bipolar transistor is always some value greater
than zero. The JFET is a high-input resistance device,
while the input resistance of the bipolar transistor is com-
paratively low. If the channel is doped with a donor impu-
rity, n-type material is formed and the channel current
will consist of electrons. If the channel is doped with an
acceptor impurity, p-type material will be formed and the
channel current will consist of holes. N-channel devices
have greater conductivity than p-channel types, since
electrons have higher mobility than do holes; thus n-chan-
nel JFETs are approximately twice as efficient conductors
compared to their p-channel counterparts.
FETs
Junction
MOS
Depletion
np
Enhancement
Not Possible
Depletion
np
Figure 1. FET Family Tree
Enhancement
np
Updates to this app note may be obtained via facsimile by calling Siliconix FaxBack, 1-408-970-5600. Please request FaxBack document #70594.
Siliconix
10-Mar-97
1









No Preview Available !

AN1034 Даташит, Описание, Даташиты
AN101
In addition to the channel material, a JFET contains two
ohmic (non-rectifying) contacts: the source and the drain.
These are shown in Figure 2. Since a symmetrical geome-
try is shown in the idealized JFET chip, it is immaterial
which contact is called the source and which is called the
drain; the JFET will conduct current equally well in either
direction and the source and drain leads are usually inter-
changeable.
layer as VDS increases. The curve approaches the level of
the limiting current IDSS when ID begins to be pinched off.
The physical meaning of this term leads to one definition
of pinch-off voltage, VP, which is the value of VDS at
which the maximum IDSS flows.
VDS < VP
N-Source
N-Drain
Channel
SD
P
N
Depletion
Layer
N-Channel
P-Gate
Final form taken by FET with n-type channel embedded in p-type
substrate.
Figure 2. Idealized Structure of An N-Channel
Junction FET
P
G
3a) N-Channel FET Working in the Ohmic Region (VGS =
0 V) (Depletion Shown Only in Channel Region)
(For certain JFET applications, such as high-frequency
amplifiers, an asymmetrical geometry is preferred for
lower capacitance and improved frequency response. In
these cases, the source and drain leads should not be inter-
changed.)
Figure 3 shows how the JFET functions. If the gate is con-
nected to the source, then the applied voltage (VDS) will
appear between the gate and the drain. Since the pn junc-
tion is reverse-biased, little current will flow in the gate
connection. The potential gradient established will form
a depletion layer, where almost all the electrons present
in the n-type channel will be swept away. The most de-
pleted portion is in the high field between the gate and the
drain, and the least-depleted area is between the gate and
the source. Because the flow of current along the channel
from the (positive) drain to the (negative) source is really
a flow of free electrons from source to drain in the n-type
silicon, the magnitude of this current will fall as more sili-
con becomes depleted of free electrons. There is a limit
to the drain current (ID) which increased VDS can drive
through the channel. This limiting current is known as
IDSS (Drain-to-Source current with the gate shorted to the
source). Figure b shows the almost complete depletion of
the channel under these conditions.
Figure 3c shows the output characteristics of an n-channel
JFET with the gate short-circuited to the source. The
initial rise in ID is related to the buildup of the depletion
2
VDS > VP
SD
P
N
P
G
Depletion
Layer
3b) N-Channel FET Working in the Current Saturation
Region (VGS = 0)
IDSS
Saturation Region
Current
ID
Ohmic
Region
VGS = 0 V
VP VDS
3c) Idealized Output Characteristic for VGS = 0
Figure 3.
Siliconix
10-Mar-97









No Preview Available !

AN1034 Даташит, Описание, Даташиты
AN101
In Figure 4, consider the case where VDS = 0 and where
a negative voltage VGS is applied to the gate. Again, a
depletion layer has built up. If a small value of VDS were
now applied, this depletion layer would limit the resultant
channel current to a value lower than would be the case
for VGS = 0. In fact, at a value of VGS > VP the channel
current would be almost entirely cut off. This cutoff volt-
age is referred to as the gate cutoff voltage, and may be
expressed by the symbol VP or by VGS(off). VP has been
widely used in the past, but VGS(off) is now more com-
monly accepted since it eliminates the ambiguity be-
tween gate cut-off and drain pinch-off.
saturation region. JFETs operating in the current satura-
tion region make excellent amplifiers. Note that in the
ohmic region both VGS and VDS control the channel cur-
rent, while in the current saturation region VDS has little
effect and VGS essentially controls ID.
Figure 5b relates the curves in Figure 5a to the actual cir-
cuit arrangement, and shows the number of meters which
may be connected to display the conditions relevant to
any combination of VDS and VGS. Note that the direction
of the arrow at the gate gives the direction of current flow
for the forward-bias condition of the junction. In practice,
however, it is always reverse-biased.
Depletion
Layer
The p-channel JFET works in precisely the same way as
S D the n-channel JFET. In manufacture, the planar process is
P
N
VGS
essentially reversed, with the acceptor impurity diffused
first onto n-type silicon, and the donor impurity diffused
later to form a second n-type region and leave a p-type
P channel. In the p-channel JFET, the channel current is due
to hole movement, rather than to electron mobility. Con-
G sequently, all the applied polarities are reversed, along
with their directions and the direction of current flow.
Figure 4. N-Channel FET Showing Depletion Due to
Gate-Source Voltage and VDS = 0
The mechanisms of Figures 3 and 4 react together to pro-
vide the family of output characteristics shown in Figure
5a. The area below the pinch-off voltage locus is known
as the ohmic region: the area above pinch-off is current
In summary, a junction FET consists essentially of a chan-
nel of semiconductor material along which a current may
flow whose magnitude is a function of two voltages, VDS
and VGS. When VDS is greater than VP, the channel cur-
rent is controlled largely by VGS alone, because VGS is ap-
plied to a reverse-biased junction. The resulting gate cur-
rent is extremely small.
IDSS
VDS= VPVGS
VGS = 0
ID VGS = –V
0 VDS
VP VGS(off)
5a) Family of Output Characteristics
for N-Channel FET
Figure 5.
ID
ID
VGS
+
D
G
S
VDS
+
5b) Circuit Arrangement for N-Channel FET
Siliconix
10-Mar-97
3










Скачать PDF:

[ AN1034.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
AN103The FET Constant-Current Source/LimiterSiliconix
Siliconix
AN1034Analog Switch and Multiplexer ApplicationsIntersil Corporation
Intersil Corporation

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск