DataSheet26.com

TS83102G0BMGS PDF даташит

Спецификация TS83102G0BMGS изготовлена ​​​​«ATMEL Corporation» и имеет функцию, называемую «10-bit 2 Gsps ADC MIL».

Детали детали

Номер произв TS83102G0BMGS
Описание 10-bit 2 Gsps ADC MIL
Производители ATMEL Corporation
логотип ATMEL Corporation логотип 

13 Pages
scroll

No Preview Available !

TS83102G0BMGS Даташит, Описание, Даташиты
Features
Up to 2 Gsps Sampling Rate
Power Consumption: 4.6W
500 mVpp Differential 100or Single-ended 50Ω (±2 %) Analog Inputs
Differential 100or Single-ended 50Clock Inputs
ECL or LVDS Output Compatibility
50Differential Outputs with Common Mode not Dependent on Temperature
ADC Gain Adjust
Sampling Delay Adjust
Offset Control Capability
Data Ready Output with Asynchronous Reset
Out-of-range Output Bit
Selectable Decimation by 32-function
Gray or Binary Selectable Output Data; NRZ Output Mode
Pattern Generator Output (for Acquisition System Monitoring)
Radiation Tolerance Oriented Design (More Than 100 Krad (Si) Expected)
CI-CGA152 Cavity Down Hermetic Package
CBGA 152 Package Evaluation Board TSEV83102G0BGL
Companion Device: DMUX 8-/10-bit 1:4/1:8 2 Gsps TS81102G0
10-bit 2 Gsps
ADC MIL
TS83102G0BMGS
Performance
• 3.3 GHz Full Power Input Bandwidth (-3 dB)
• Gain Flatness: ± 0.2 dB (from DC up to 1.5 GHz)
• Low Input VSWR: 1.2 Max from DC to 2.5 GHz
• SFDR = -59 dBc; 7.6 Effective Bits at FS = 1.4 Gsps, FIN = 700 MHz [-1 dBFS]
• SFDR = -53 dBc; 7.1 Effective Bits at Fs = 1.4 Gsps, FIN = 1950 MHz [-1 dBFS]
• SFDR = -54 dBc; 6.5 Effective Bits at FS = 2 Gsps, FIN = 2 GHz [-1 dBFS]
• Low Bit Error Rate (10-12) at 2 Gsps
Summary
For more information, please
contact
Application
• Direct RF Down Conversion
• Wide Band Satellite Receiver
• High-speed Instrumentation
• High-speed Acquisition Systems
• High-energy Physics
• Automatic Test Equipment
• Radar
Screening
• Temperature Range for Packaged Device:
– “M” Grade: -40° C < TC; TJ < 125° C
• Standard Die Flow (upon Request)
Description
The TS83102G0BMGS is a monolithic 10-bit analog-to-digital converter, designed for
digitizing wide bandwidth analog signals at very high sampling rates of up to 2 Gsps. It
uses an innovative architecture, including an on-chip Sample and Hold (S/H). The
3.3 GHz full power input bandwidth and band flatness performances enable the digitiz-
ing of high IF and large bandwidth signals.
5360AS–BDC–08/04
This is a summary document only. A complete document is not avail-
able at this time. For more information, please contact your local
Atmel sales office.









No Preview Available !

TS83102G0BMGS Даташит, Описание, Даташиты
Figure 1. Simplified Block Diagram
VIN
VINB
50
50
Sample &Hold
GA
CLK
CLKB
50
50
SDA
Clock generation
SDA
PGEB B/GB
Logic block
OR
ORB
D9
D9B
D0
D0B
DR
DRB
DECB/ DRRB
DIODE
Functional Description
The TS83102G0BMGS is a 10-bit 2 Gsps ADC. The device includes a front-end master/slave
Track and Hold stage (Sample and Hold), followed by an analog encoding stage (Analog
Quantizer), which outputs analog residues resulting from analog quantization. Successive
banks of latches regenerate the analog residues into logical levels before entering an error
correction circuit and resynchronization stage, followed by 50differential output buffers.
The TS83102G0BMGS works in a fully differential mode from analog inputs to digital outputs.
A differential Data Ready output (DR/DRB) is available to indicate when the outputs are valid
and an Asynchronous Data Ready Reset ensures that the first digitized data corresponds to
the first acquisition.
The control pin B/GB (A11 of the CI-CGA package) is provided to select either a binary or gray
data output format. The gain control pin GA (R9 of the CI-CGA package) is provided to adjust
the ADC gain transfer function.
A Sampling Delay Adjust function (SDA) may be used to ease the interleaving of ADCs.
A pattern generator is integrated on the chip for debug or acquisition setup. This function is
activated through the PGEB pin (A9 of the CI-CGA package).
An Out-of-range bit (OR/ORB) indicates when the input overrides 0.5 Vpp.
A selectable decimation by 32 functions is also available for enhanced testability coverage
(A10 of the CI-CGA package), along with the die junction temperature monitoring function.
The TS83102G0BMGS uses only vertical isolated NPN transistors together with oxide isolated
polysilicon resistors, which provides enhanced radiation tolerance (over 100 kRad (Si) total
dose expected tolerance).
2 TS83102G0BMGS
5360AS–BDC–08/04









No Preview Available !

TS83102G0BMGS Даташит, Описание, Даташиты
TS83102G0BMGS
TS83102G0BMGS Package Description
Table 1. Pin Description (CI-CGA 152)
Symbol
Pin Number
Power Supplies
VCC, VCCTH
GND
VEE, VEETH
VPLUSD
DVEE
Analog Inputs
K1, K2, J3, K3, B6, C6, A7, B7, C7, P8, Q8, R8
B1, C1, D1, G1, M1, Q1, B2, C2, D2, E2, F2,
G2, N2, P2, Q2, A3, B3, D3, E3, F3, G3, N3, P4,
Q4, R4, A5, P5, Q5, P6, Q6, P7, Q7, R7, B9,
B10, B11, R11, P12, A14, B14, C14, G14, K14,
P14, Q14, R14, B15, Q15, B16, Q16
H1, J1, L1, H2, J2, L2, M2, C3, H3, L3, M3, P3,
Q3, R3, A4, B4, C4, B5, C5, A8, B8, C8, C9, P9,
Q9, C10, Q10, R10
P10, C11, P11, Q11, A12, B12, C12, Q12, R12,
D14, E14, F14, L14, M14, N14
A13, B13, C13, P13, Q13, R13, H14, J14
VIN R5
VINB
R6
Clock Inputs
CLK
CLKB
Digital Outputs
D0, D1, D2, D3, D4,
D5, D6, D7, D8, D9
D0B, D1B, D2B, D3B,
D4B, D5B, D6B, D7B,
D8B, D9B
OR
ORB
DR
DRB
Additional Functions
E1
F1
D16, E16, F16, G16, J16, K16, L16, M16, N16,
P16
D15, E15, F15, G15, J15, K15, L15, M15, N15,
P15
C16
C15
H16
H15
B/GB
A11
Function
5V analog supply (connected to same power supply
plane)
Analog ground
-5V analog supply (connected to same power supply
plane)
Digital positive supply
-5V digital supply
In-phase (+) analog input signal of the differential
Sample & Hold preamplifier
Inverted phase (-) analog input signal of the differential
Sample & Hold preamplifier
In-phase (+) clock input
Inverted phase (-) clock input
In-phase (+) digital outputs
D0 is the LSB, D7 is the MSB
Inverted phase (-) digital outputs
In-phase (+) out-of-range output
Inverted phase (-) out-of-range output
In-phase (+) data ready signal output
Inverted phase (-) data ready signal output
Binary or gray select output format control
- Binary output format if B/GB is floating or
connected to GND
- Gray output format if B/GB is connected to VEE
5360AS–BDC–08/04
3










Скачать PDF:

[ TS83102G0BMGS.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
TS83102G0BMGS10-bit 2 Gsps ADC MILATMEL Corporation
ATMEL Corporation

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск