9DBV0431 PDF даташит
Спецификация 9DBV0431 изготовлена «IDT» и имеет функцию, называемую «4-output 1.8V PCIe Gen1-2-3 Zero-delay/Fanout Buffer». |
|
Детали детали
Номер произв | 9DBV0431 |
Описание | 4-output 1.8V PCIe Gen1-2-3 Zero-delay/Fanout Buffer |
Производители | IDT |
логотип |
16 Pages
No Preview Available ! |
4-output 1.8V PCIe Gen1-2-3
Zero-delay/Fanout Buffer (ZDB/FOB)
9DBV0431
DATASHEET
Description
The 9DBV0431 is a member of IDT's SOC-Friendly 1.8V
Very-Low-Power (VLP) PCIe family. It can also be used for
50M or 125M Ethernet Applications via software frequency
selection. The device has 4 output enables for clock
management, and 3 selectable SMBus addresses.
Recommended Application
1.8V PCIe Gen1-2-3 Zero-Delay/Fan-out Buffer (ZDB/FOB)
Output Features
• 4 - 1-200Hz Low-Power (LP) HCSL DIF pairs
w/ZO=100ohms
Key Specifications
• DIF cycle-to-cycle jitter <50ps
• DIF output-to-output skew <50ps
• DIF additive phase jitter is <100fs rms for PCIe Gen3
• DIF additive phase jitter <300fs rms for 12k-20MHz
Block Diagram
Features/Benefits
• LP-HCSL outputs save 8 resistors; minimal board space
and BOM cost
• 53mW typical power consumption in PLL mode; minimal
power consumption
• OE# pins; support DIF power management
• HCSL compatible differential input; can be driven by
common clock sources
• Programmable Slew rate for each output; allows tuning for
various line lengths
• Programmable output amplitude; allows tuning for various
application environments
• Pin/software selectable PLL bandwidth and PLL Bypass;
minimize phase jitter for each application
• Outputs blocked until PLL is locked; clean system start-up
• Software selectable 50MHz or 125MHz PLL operation;
useful for Ethernet applications
• Configuration can be accomplished with strapping pins;
SMBus interface not required for device control
• 3.3V tolerant SMBus interface works with legacy controllers
• Space saving 32-pin 5x5mm VFQFPN; minimal board
space
• Selectable SMBus addresses; multiple devices can easily
share an SMBus segment
vOE(3:0)#
4
CLK_IN
CLK_IN#
vSADR
^vHIBW_BYPM_LOBW#
^CKPWRGD_PD#
SDATA_3.3
SCLK_3.3
SS-
Compatible
PLL
CONTROL
LOGIC
DIF3
DIF2
DIF1
DIF0
9DBV0431 REVISION E 04/28/16 1 ©2016 Integrated Device Technology, Inc.
No Preview Available ! |
9DBV0431 DATASHEET
Pin Configuration
^vHIBW_BYPM_LOBW# 1
FB_DNC 2
FB_DNC# 3
VDDR1.8 4
CLK_IN 5
CLK_IN# 6
GNDR 7
GNDDIG 8
32 31 30 29 28 27 26 25
9DBV0431
epad is Gnd
9 10 11 12 13 14 15 16
24 vOE2#
23 DIF2#
22 DIF2
21 VDDA1.8
20 GNDA
19 DIF1#
18 DIF1
17 vOE1#
32-pin VFQFPN, 5x5 mm, 0.5mm pitch
^ prefix indicates internal 120KOhm pull up resistor
^v prefix indicates internal 120KOhm pull up AND pull down resistor
(biased to VDD/2)
v prefix indicates internal 120KOhm pull down resistor
SMBus Address Selection Table
State of SADR on first application of
CKPWRGD_PD#
SADR
0
M
1
Address
1101011
1101100
1101101
+ Read/Write bit
x
x
x
Power Management Table
CKPWRGD_PD#
0
CLK_IN
X
SMBus
OEx bit
X
OEx# Pin
X
DIFx
True O/P Comp. O/P
Low Low
1
Running
0
X Low Low
1
Running
1
0
Running
Running
1
Running
1
1
Low Low
1. If Bypass mode is selected, the PLL will be off, and outputs will be running.
PLL
Off
On1
On1
On1
Power Connections
Pin Number
VDD
GND
47
98
16, 25
15,20,26,30
21 20
Description
Input receiver analog
Digital Power
DIF outputs
PLL Analog
PLL Operating Mode
HiBW_BypM_LoBW#
0
M
1
MODE
PLL Lo BW
Bypass
PLL Hi BW
Byte1 [7:6]
Readback
00
01
11
Byte1 [4:3]
Control
00
01
11
Frequency Select Table
FSEL
Byte3 [4:3]
00 (Default)
01
10
11
CLK_IN
(MHz)
100.00
50.00
125.00
Reserved
DIFx
(MHz)
CLK_IN
CLK_IN
CLK_IN
Reserved
4-OUTPUT 1.8V PCIE GEN1-2-3 ZERO-DELAY/FANOUT BUFFER (ZDB/FOB) 2
REVISION E 04/28/16
No Preview Available ! |
9DBV0431 DATASHEET
Pin Descriptions
Pin# Pin Name
Type Pin Description
1
^vHIBW_BYPM_LOB
LATCHED
IN
Trilevel input to select High BW, Bypass or Low
See PLL Operating Mode Table for Details.
BW mode.
2 FB_DNC
DNC
True clock of differential feedback. The feedback output and feedback input are
connected internally on this pin. Do not connect anything to this pin.
3 FB_DNC#
DNC
Complement clock of differential feedback. The feedback output and feedback
input are connected internally on this pin. Do not connect anything to this pin.
4 VDDR1.8
PWR
1.8V power for differential input clock (receiver). This VDD should be treated as an
Analog power rail and filtered appropriately.
5 CLK_IN
IN True Input for differential reference clock.
6 CLK_IN#
IN Complementary Input for differential reference clock.
7 GNDR
GND Analog Ground pin for the differential input (receiver)
8 GNDDIG
GND Ground pin for digital circuitry
9 VDDDIG1.8
PWR 1.8V digital power (dirty power)
10 SCLK_3.3
IN Clock pin of SMBus circuitry, 3.3V tolerant.
11 SDATA_3.3
I/O Data pin for SMBus circuitry, 3.3V tolerant.
12 vOE0#
IN Active low input for enabling DIF pair 0. This pin has an internal pull-down.
1 =disable outputs, 0 = enable outputs
13 DIF0
OUT Differential true clock output
14 DIF0#
OUT Differential Complementary clock output
15 GND
GND Ground pin.
16 VDDO1.8
PWR Power supply for outputs, nominally 1.8V.
17 vOE1#
IN Active low input for enabling DIF pair 1. This pin has an internal pull-down.
1 =disable outputs, 0 = enable outputs
18 DIF1
OUT Differential true clock output
19 DIF1#
OUT Differential Complementary clock output
20 GNDA
GND Ground pin for the PLL core.
21 VDDA1.8
PWR 1.8V power for the PLL core.
22 DIF2
OUT Differential true clock output
23 DIF2#
OUT Differential Complementary clock output
24 vOE2#
IN Active low input for enabling DIF pair 2. This pin has an internal pull-down.
1 =disable outputs, 0 = enable outputs
25 VDDO1.8
PWR Power supply for outputs, nominally 1.8V.
26 GND
GND Ground pin.
27 DIF3
OUT Differential true clock output
28 DIF3#
OUT Differential Complementary clock output
29 vOE3#
IN Active low input for enabling DIF pair 3. This pin has an internal pull-down.
1 =disable outputs, 0 = enable outputs
30 GND
GND Ground pin.
Input notifies device to sample latched inputs and start up on first high assertion.
31 ^CKPWRGD_PD#
IN Low enters Power Down Mode, subsequent high assertions exit Power Down Mode.
This pin has internal pull-up resistor.
32 ^SADR_tri
LATCHED Tri-level latch to select SMBus Address. See SMBus Address Selection Table.
IN
33 ePad
GND Connect epad to ground.
REVISION E 04/28/16
3 4-OUTPUT 1.8V PCIE GEN1-2-3 ZERO-DELAY/FANOUT BUFFER (ZDB/FOB)
Скачать PDF:
[ 9DBV0431.PDF Даташит ]
Номер в каталоге | Описание | Производители |
9DBV0431 | 4-output 1.8V PCIe Gen1-2-3 Zero-delay/Fanout Buffer | IDT |
Номер в каталоге | Описание | Производители |
TL431 | 100 мА, регулируемый прецизионный шунтирующий регулятор |
Unisonic Technologies |
IRF840 | 8 А, 500 В, N-канальный МОП-транзистор |
Vishay |
LM317 | Линейный стабилизатор напряжения, 1,5 А |
STMicroelectronics |
DataSheet26.com | 2020 | Контакты | Поиск |