DataSheet26.com

IS43DR32800A PDF даташит

Спецификация IS43DR32800A изготовлена ​​​​«ISSI» и имеет функцию, называемую «8Mx32 256Mb DDR2 DRAM».

Детали детали

Номер произв IS43DR32800A
Описание 8Mx32 256Mb DDR2 DRAM
Производители ISSI
логотип ISSI логотип 

30 Pages
scroll

No Preview Available !

IS43DR32800A Даташит, Описание, Даташиты
IS43DR32800A, IS43/46DR32801A
8Mx32
256Mb DDR2 DRAM
PRELIMINARY INFORMATION
SEPTEMBER 2010
FEATURES
• Vdd = 1.8V ±0.1V, Vddq = 1.8V ±0.1V
• JEDEC standard 1.8V I/O (SSTL_18-compatible)
• Double data rate interface: two data transfers
per clock cycle
• Differential data strobe (DQS, DQS)
• 4-bit prefetch architecture
• On chip DLL to align DQ and DQS transitions
with CK
• 4 internal banks for concurrent operation
• Programmable CAS latency (CL) 3, 4, 5, and 6
supported
• Posted CAS and programmable additive latency
(AL) 0, 1, 2, 3, 4, and 5 supported
• WRITE latency = READ latency - 1 tCK
• Programmable burst lengths: 4 or 8
• Adjustable data-output drive strength, full and
reduced strength options
• On-die termination (ODT)
DESCRIPTION
ISSI's 256Mb DDR2 SDRAM uses a double-data-rate
architecture to achieve high-speed operation. The
double-data rate architecture is essentially a 4n-prefetch
architecture, with an interface designed to transfer two
data words per clock cycle at the I/O balls.
The 256Mb DDR2 SDRAM is provided in a wide bus
x32 format, designed to offer a smaller footprint and
support compact designs.
ADDRESS TABLE
Parameter
Configuration
Refresh Count
Row Addressing
Column
Addressing
Bank Addressing
Precharge
Addressing
8M x 32
Standard Page
Size Option
2M x 32 x 4 banks
4K/64ms
A0-A11
A0-A8
BA0, BA1
A10/AP
8M x 32
Reduced Page
Size Option
2M x 32 x 4 banks
8K/64ms
A0-A12
A0-A7
BA0, BA1
A10/AP
OPTIONS
• Configuration:
8M x 32 (IS43DR32800A Standard Page - 4K
refresh)
8M x 32 (IS43/46DR32801A Reduced Page - 8K
refresh)
• Package: x32: 126 WBGA
KEY TIMING PARAMETERS
Speed Grade -37C -5B
• Timing – Cycle time
3.0ns @CL=5, DDR2-667D
3.75ns @CL=4, DDR2-533C
5.0ns @CL=3, DDR2-400B
• Temperature Range:
Commercial (0°C Tc 85°C; 0°C Ta 70°C)
Industrial (–40°C Tc 95°C; –40°C Ta 85°C)
Automotive, A1 (–40°C Tc 95°C; –40°C Ta 85°C)
Automotive, A2 (–40°C Tc 105°C; –40°C Ta 105°C)
Tc = Case Temp, Ta = Ambient Temp
tRCD
tRP
tRC
tRAS
tCK @CL=3
tCK @CL=4
tCK @CL=5
tCK @CL=6
15 15
15 15
60 55
45 40
55
3.75 5
3.75 5
3.75 5
Copyright © 2010 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without
notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the lat-
est version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reason-
ably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications
unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
Integrated Silicon Solution, Inc. — www.issi.com
Rev.  00E
09/08/2010
1









No Preview Available !

IS43DR32800A Даташит, Описание, Даташиты
IS43DR32800A, IS43/46DR32801A
General Description
Read and write accesses to the DDR2 SDRAM are burst oriented; accesses start at a selected location and continue
for a burst length of four or eight in a programmed sequence. Accesses begin with the registration of an Active
command, which is then followed by a Read or Write command. The address bits registered coincident with the active
command are used to select the bank and row to be accessed (BA0-BA1 select the bank; A0-A11/A12 select the
row and A0-A7/A8 select the column). The address bits registered coincident with the Read or Write command are
used to select the starting column location for the burst access and to determine if the auto precharge command is
to be issued. Prior to normal operation, the DDR2 SDRAM must be initialized. The following sections provide detailed
information covering device initialization, register definition, command descriptions and device operation.
Functional Block Diagram
CK
CK
CKE
ODT
CS
RAS
CAS
WE
COMMAND
DECODER
&
CLOCK
GENERATOR
MODE
REGISTERS
A0 – An,
BA0 – BA1
ROW
ADDRESS
LATCH
COLUMN
ADDRESS LATCH
BURST COUNTER
COLUMN ADDRESS
BUFFER
REFRESH
CONTROLLER
SELF
REFRESH
CONTROLLER
REFRESH
COUNTER
ROW
ADDRESS
BUFFER
BANK CONTROL LOGIC
DQ0 – DQ31
DLL
MEMORY CELL
ARRAY
MEMORY CELL
ARRABYANK 0
BANK 0
SENSE AMP
SENSE AMP
I/O GATE
&
MASK LOGIC
COCLOCULOMULNMUNMDENDCEDOCEDOCEDOREDRER
COLUMN DECODER
ODT CIRCUIT
OUTPUT
DATA
BUFFER
INPUT
DATA
BUFFER
DM0 – DM3
DATA
STROBE
GENERATOR
DQS0 – DQS3,
DQS0 – DQS3
Notes:
1.) An: n = no. of address pins – 1
2 Integrated Silicon Solution, Inc. — www.issi.com
Rev.  00E
09/08/2010









No Preview Available !

IS43DR32800A Даташит, Описание, Даташиты
IS43DR32800A, IS43/46DR32801A
pin description table
Symbol
CK, CK
CKE
Type
Input
Input
Function
Clock: CK and CK are differential clock inputs. All address and control input signals
are sampled on the crossing of the positive edge of CK and negative edge of CK.
Output (read) data is referenced to the crossings of CK and CK (both directions of
crossing).
Clock Enable: CKE HIGH activates, and CKE LOW deactivates, internal clock signals
and device input buffers and output drivers. Taking CKE LOW provides Precharge
Power-Down and Self Refresh operation (all banks idle), or Active Power-Down (row
Active in any bank). CKE is synchronous for power down entry and exit, and for self
refresh entry. CKE is asynchronous for self refresh exit. After VREF has become
stable during the power on and initialization sequence, it must be maintained for
proper operation of the CKE receiver. For proper self-refresh entry and exit, VREF
must be maintained to this input. CKE must be maintained HIGH throughout read and
write accesses. Input buffers, excluding CK, CK, ODT and CKE are disabled during
power-down. Input buffers, excluding CKE, are disabled during self refresh.
CS
ODT
Input
Input
Chip Select: All commands are masked when CS is registered HIGH. CS provides for
external Rank selection on systems with multiple Ranks. CS is considered part of the
command code.
On Die Termination: ODT (registered HIGH) enables termination resistance internal
to the DDR2 SDRAM. When enabled, ODT is applied to each DQ, DQS, DQS, DQM
signals. The ODT pin will be ignored if the EMR(1) is programmed to disable ODT.
RAS, CAS, WE Input
(DM0-DM3)
Input
BA0 - BA1
Input
A0 - A12
Input
Command Inputs: RAS, CAS and WE (along with CS) define the command being
entered.
Input Data Mask: DM is an input mask signal for write data. Input data is masked
when DM is sampled HIGH coincident with that input data during a Write access. DM
is sampled on both edges of DQS. Although DM pins are input only, the DM loading
matches the DQ and DQS loading. The function of DM is enabled by EMRS command
to EMR(1).
Bank Address Inputs: BA0 - BA1 define to which bank an Active, Read, Write or
Precharge command is being applied. Bank address also determines if the mode
register or one of the extended mode registers is to be accessed during a MRS or
EMRS command cycle.
Address Inputs: Provide the row address for Active commands and the column
address and Auto Precharge bit for Read/Write commands to select one location
out of the memory array in the respective bank. A10 is sampled during a Precharge
command to determine whether the Precharge applies to one bank (A10 LOW) or all
banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by BA0 -
BA1. The address inputs also provide the op-code during MRS or EMRS commands.
Standard Page option only: A12 is not used for addressing, but is necessary as an
input for the setting of the Mode Register (MRS) and Extended Mode Registers
(EMR). If not implemented for MRS/EMR, A12 can be left connected to Vss. It must
not be left floating.
Integrated Silicon Solution, Inc. — www.issi.com
Rev.  00E
09/08/2010
3










Скачать PDF:

[ IS43DR32800A.PDF Даташит ]

Номер в каталогеОписаниеПроизводители
IS43DR32800A8Mx32 256Mb DDR2 DRAMISSI
ISSI

Номер в каталоге Описание Производители
TL431

100 мА, регулируемый прецизионный шунтирующий регулятор

Unisonic Technologies
Unisonic Technologies
IRF840

8 А, 500 В, N-канальный МОП-транзистор

Vishay
Vishay
LM317

Линейный стабилизатор напряжения, 1,5 А

STMicroelectronics
STMicroelectronics

DataSheet26.com    |    2020    |

  Контакты    |    Поиск